Interface device for XT/AT system devices on high speed local bu

Details Interface device for XT/AT system devices on high speed local bu Interface device for XT/AT system devices on high speed local bu

1996-11-13

1999-01-05

An, Meng-Ai T.

395306, 395308, G06F 1300

Patent

active

058570853

ABSTRACT:
A host bus interface device is provided for interfacing a processor coupled to a host bus to XT/AT legacy I/O devices and a high speed bus. The legacy I/O devices include an interrupt controller, timer/counter and a real time clock. The host bus interface includes a host controller coupled between the host bus and the high speed bus, with the interrupt controller, the timer/counter and the real time clock coupled to the host controller. The host controller is configured to provide an interface between the processor coupled to the host bus and the interrupt controller, the timer/counter, the real time clock device and the high speed bus. The novel host bus interface device has the advantage of improving system performance of an XT/AT compatible personal computer by reducing access latency of the processor to the XT/AT legacy I/O devices.

REFERENCES:
patent: 4695839 (1987-09-01), Barbu et al.
patent: 4791358 (1988-12-01), Sauerwald et al.
patent: 4815026 (1989-03-01), Barbu et al.
patent: 5054022 (1991-10-01), Van Steenbrugge
patent: 5144662 (1992-09-01), Welmer
patent: 5163048 (1992-11-01), Heutink
patent: 5175846 (1992-12-01), Bendahan
patent: 5422884 (1995-06-01), Goertz
patent: 5448554 (1995-09-01), Van Steenbrugge
patent: 5463619 (1995-10-01), Van Steenbrugge et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5692211 (1997-11-01), Gulick et al.
Microcomputer Busses, R.M. Cram, University of California, San Diego, La Jolla, CA and Thermo Electron Thechonologies, San Diego, CA Copyright 1991 by Academic Press, Inc.
IEEE Standard for a Chip and Module Interconnect Bus: SBus, Published by the Institute of Electrical and Electronics Engineers, Inc., 345 East 47th Street, New York, NY 10017, USA, Sep. 17, 1993 Copyright 1993 by the Institute of Electrical and Electronics Engineers, Inc.
SPARC MBus Interface Specification, Revision 1.2, Apr. 10, 1991, Copyright 1991 SPARC International, Inc.
Intel--System Management Bus Specification, Revision 1.0 Feb. 15, 1995, copyright 1994, 1995 Intel Corporation, All Rights Reserved.
Intel--System Management Bus BIOS Interface Specification, Revision 1.0 Feb. 15, 1995, Copyright 1994, 1995, Intel Corporation, All Rights Reserved.

Affiliated with

Also associated with

Rating

Interface device for XT/AT system devices on high speed local bu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface device for XT/AT system devices on high speed local bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface device for XT/AT system devices on high speed local bu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-868512