Semiconductor memory device with an improved hierarchical power

Details Semiconductor memory device with an improved hierarchical power Semiconductor memory device with an improved hierarchical power

1997-05-29

1999-01-05

Nguyen, Viet Q.

Static information storage and retrieval

Powering

36518909, 365210, 365228, G11C 700

Patent

active

058569510

ABSTRACT:
In a semiconductor integrated circuit device, a voltage setting circuit for setting a voltage level on the sub power source voltage line according to a reference voltage from a reference voltage generating circuit, is provided between a main power source voltage line and a sub power source voltage line. While a current consumption at the standby cycle is reduced, increase of the access delay is prevented. The voltage setting circuit includes a differential amplifier for differentially amplifying a voltage on the sub power source line and the reference voltages and a transistor responsive to an output of the differential amplifier for causing a current flow between the main and sub power source lines, or alternatively a diode-connected insulated gate type transistor receiving the reference voltage at a back gate thereof.

REFERENCES:
patent: 5200921 (1993-04-01), Okajima
patent: 5258666 (1993-11-01), Furuki
patent: 5274601 (1993-12-01), Kawahara et al.
patent: 5280455 (1994-01-01), Kanaishi
patent: 5309399 (1994-05-01), Murotani
patent: 5341334 (1994-08-01), Maruyama
patent: 5359243 (1994-10-01), Norman
patent: 5519657 (1996-05-01), Arimoto
patent: 5583457 (1996-12-01), Horiguchi et al.
"Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Gigascale LSI's", Horiguchi et al., 1993 Symposium on VLSI Circuit Digest of Technical Papers, pp. 47-48.
"Stand-by/Active Mode Logic for Sub-1 V 1G/4Gb DRAMS", Takashima et al., 1993 Symposium on VLSI Circuit Digest of Technical Papers, pp. 83-84.
"A Testing Technique for ULSI Memory With On-Chip Voltage Down-Converter", Tsukude et al., Proceedings, International Test Conference 1992, pp. 615-622.
"1V High-Speed Digital Circuit Technology with 0.5.mu.m Multi-Threshold CMOS", Mutoh et al., 1993 IEEE, pp. 186-189.

Affiliated with

Also associated with

Rating

Semiconductor memory device with an improved hierarchical power does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with an improved hierarchical power , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with an improved hierarchical power will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-867080