Excavating
Patent
1984-09-10
1987-01-27
Fleming, Michael R.
Excavating
371 21, G06F 1020
Patent
active
046399151
ABSTRACT:
A method and apparatus for rapidly testing arrays of cells, such as memory devices, in which a limited number of redundancy rows and columns are available for repair. Repairs are to be made by substituting redundant rows and columns for original rows and columns of the array that contain faulty cells. The repair information as to whether a row or a column is to be substituted for a faulty original cell is determined, at least in part, in real time as the cells are being sequentially tested. E.g., a redundant row is assigned to replace any original row in which the number of faulty cells identified thus far in the testing, exceeds the number of redundant columns that have not as yet been assigned. Depending upon the pattern of faults, impossibility of repair may be detected, and the test aborted. Post-test data processing may be necessary to complete the repair information.
REFERENCES:
patent: 4460997 (1984-07-01), Harns
patent: 4556975 (1985-12-01), Smith
patent: 4566081 (1986-01-01), Ochii
Eaton Corporation
Fleming Michael R.
LandOfFree
High speed redundancy processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed redundancy processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed redundancy processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-863000