Power interlock system and method for use with multiprocessor sy

Details Power interlock system and method for use with multiprocessor sy Power interlock system and method for use with multiprocessor sy

1980-05-06

1987-01-27

Chan, Eddie P.

Boots, shoes, and leggings

371 66, G06F 1516, G06F 1300, G06F 1100

Patent

active

046398643

ABSTRACT:
A multiprocessor system the kind in which two or more separate processor modules are interconnected for parallel processing. The multiprocessor system includes an input/output system having multi-port device controllers and input/output buses connecting each device controller for access by the input/output channels of at least two different processor modules.
The multiprocessor system includes a distributed power supply system which insures non-stop operation of the remainder of the multiprocessor system in the event of a failure of a power supply for a part of the system. The distributed power supply system includes a separate power supply for each processor module and two separate power supplies for each device controller. A power interlock system and a method are provided for protection against data corruption.

REFERENCES:
patent: 3749845 (1973-07-01), Fraser
patent: 3768074 (1973-10-01), Sharp et al.
patent: 4087855 (1978-05-01), Bennett et al.

Affiliated with

Also associated with

Rating

Power interlock system and method for use with multiprocessor sy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power interlock system and method for use with multiprocessor sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power interlock system and method for use with multiprocessor sy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-862303