Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-12-18
1999-08-03
Booth, Richard A.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438427, 438435, 438445, H01L 2176
Patent
active
059337478
ABSTRACT:
A method and structure are provided for a spacer shell structure which is formed of dielectric materials seletive to one another. The dielectric materials can be configured into a chosen geometric arrangement. The isolation properties of the spacer shell can be scaled to meet a given set of isolation requirements as determined by the size and density of the IGFET devices being isolated. The method to fabricate the novel spacer shell maintains costly fabrication steps at a minimum. The isolation ability of the novel spacer shell preserves the operation integrity of neighboring IGFET devices. Electrical shorts between adjacent devices are prevented. Capacitive coupling between neighboring IGFET structures is likewise minimized.
REFERENCES:
patent: 4385975 (1983-05-01), Chu et al.
patent: 4871689 (1989-10-01), Bergani et al.
patent: 5435888 (1995-07-01), Kalnitsky et al.
patent: 5466637 (1995-11-01), Kim
patent: 5763315 (1998-06-01), Benedict et al.
Gardner Mark I.
Spikes, Jr. Thomas E.
Advanced Micro Devices , Inc.
Booth Richard A.
Nguyen Ha Tran
LandOfFree
Method and structure for an advanced isolation spacer shell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for an advanced isolation spacer shell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for an advanced isolation spacer shell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-859730