Boots – shoes – and leggings
Patent
1987-07-21
1989-07-04
Lall, Parshotam S.
Boots, shoes, and leggings
307465, 34082583, 357 45, 364521, G06F 1560, H01L 2710
Patent
active
048456330
ABSTRACT:
A system for programming an asynchronous logic cell and a two- or three-dimensional array formed of such cells. Each cell comprises a number of exclusive-OR gates, Muller C-elements and programmable switches. The logic cell is reprogrammable and may even be reprogrammed dynamically, such as to perform recursive operations or simply to make use of hardware which is temporarily idle. Programming is accomplished by setting the states of the switches in each cell. A user-friendly programming environment facilitates the programming of the switches. The programming system facilitates the construction of circuits, circuit modules, black box elements and the like, with provision for storing such building blocks in a library for future reference. With an adequate library, custom hardware can be designed by simply mapping stored blocks onto chips and connecting them together. Further, because the array is regular and switch settings can produce logical wires, crossovers, connections and routings running both "horizontally" and "vertically", it is in general possible to "wire around" defective elements. If a large wafer contains defective cells, those cells can simply be avoided and bypassed, with the remainder of the wafer remaining useful. The programming system facilitates the rotation and reflection of blocks, to exploit the symmetry of the array and minimize unproductive cell area. The user is can see a representation of the chip as it is transformed by programming.
REFERENCES:
patent: Re31287 (1983-06-01), Patil
patent: 3731073 (1973-05-01), Moylan
patent: 3912914 (1975-10-01), Moylan
patent: 4068214 (1978-01-01), Patil
patent: 4293783 (1981-10-01), Patil
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4422072 (1983-12-01), Cavlan
patent: 4431928 (1984-02-01), Skokan
patent: 4451895 (1984-05-01), Sliwkowski
patent: 4642487 (1987-02-01), Carter
patent: 4700187 (1987-10-01), Furtek
Kukreja et al.: "Combinational and Sequential Cellular Structures," IEEE Transactions on Computers, V. C-22, No. 9, No. 9, 9/73, pp. 813-823.
F. B. Mannings: "An Approach to Highly Integrated, Computer-Maintained Cellular Arrays," IEEE Transactions on Computers, vol. C-26, No. 6, 6/77, pp. 536-552.
Krug et al.: "Abaenderbare Gatter-Anordnungen," Elektronik, vol. 35, No. 22, 10/86, pp. 170-171, 174-176.
P. King: "Subcircuits on Linear Arrays-A New Array Topology", IEEE Proceedings, of the IEEE 1985 Custom Integrated Circuits Conference, 5/85, pp. 470-474.
R. F. Hartmann: "CMOS Erasable Programmable Logic Devices TTL Replacement Made Easy," Electro and Mini-Micro Northeast Conference Record, 4/85, pp. 1-9.
Karatsu et al.: "An Integrated Design Automation System for VLSI Circuits," IEEE Design & Test of Computers, vol. 2, No. 5, 10/85, pp. 17-26.
Xilinx and Hamilton/Avnet Present Logic Cell Arrays.TM. the User Programmable Gate Arrays, Xilinx, Inc., no date.
L. Snyder, "Introduction to the Configurable, Highly Parallel Computer", IEEE Computer, Jan. 1982, pp. 47-55.
D. Misunas, "Petri Nets and Speed Independent Design," Comm. of the ACM, vol. 16, No. 8, Aug. 1973, pp. 474-481.
T. Agerwala, "Putting Petr. Nets to Work," IEEE Computer, Dec. 1979, pp. 85-94.
C. Seitz, "Concurrent VLSI Architectures", IEEE Trans. on Computers, vol. C-33, No. 12, Dec. 1984 at pp. 1247-1265.
L. Snyder, "Parallel Programming and the Poker Programming Environment," IEEE Computer, Jul. 1984, pp. 27-33.
"Storage/Logic Arrays Finally get Practical," Electronics, Jan. 20, 1986, at pp. 29-33.
P. Israelson et al., "Comparison of the Path Programmable Logic Design Methodology . . . ", Proc. IEEE Int'l. Conf. on Computers Design, Oct. 10, 1985, pp. 73-76.
R. Collett, "Programmable Logic Soars Into New Dimensions," Digital Design, Apr. 1985, pp. 42-54.
D. Wills, "Ultra-Fine Grain Processing Architectures", M.I.T. VLSI Memo No. 85-245, May 1985.
Apple Computer Inc.
Cosimano Edward R.
Lall Parshotam S.
LandOfFree
System for programming graphically a programmable, asynchronous does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for programming graphically a programmable, asynchronous , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for programming graphically a programmable, asynchronous will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-857360