Microprocessor for retrying data transfer

Details Microprocessor for retrying data transfer Microprocessor for retrying data transfer

1987-08-10

1989-07-04

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 1100, G06F 1214

Patent

active

048456144

ABSTRACT:
A microprocessor and a peripheral equipment communicate data through a bus. If an error occurs during communication, the microprocessor starts the next bus cycle and commands retry of the data communication. If a predetermined number of times of retry fail, and if an address signal corresponds to an unmounted area of an address space, wherein the unmounted area is an area of the address space not occupied by peripheral equipment including an I/O device, the microprocessor inhibits the retry.

REFERENCES:
patent: 3533065 (1968-01-01), McGilvray et al.
patent: 4017840 (1977-04-01), Schild et al.
patent: 4348722 (1982-09-01), Gunter et al.
patent: 4417334 (1983-11-01), Gunderson et al.
patent: 4524415 (1985-06-01), Mills, Jr. et al.
patent: 4616335 (1986-10-01), Howe, Jr. et al.
patent: 4621323 (1986-11-01), Mayhew

Affiliated with

Also associated with

Rating

Microprocessor for retrying data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor for retrying data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor for retrying data transfer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-857087