Relative timing precompensation of high-speed pulse signals for

Details Relative timing precompensation of high-speed pulse signals for Relative timing precompensation of high-speed pulse signals for

1990-03-14

1990-10-16

Miska, Vit W.

Horology: time measuring systems or devices

Time interval

Electrical or electromechanical

360 51, G04F 800, G11B 509

Patent

active

049641077

ABSTRACT:
A circuit for a partial-response, maximum likelihood (PRML) magnetic recording channel stretches and shrinks pulses in particular write-data sequences. The circuit maintains precise tracking in the delays among multiple signals by sending them through the same number of identical circuits on the same chip. An external digital code varies the amount of delay in a clock signal so as to stretch and shrink the data pulses by different amounts.

REFERENCES:
patent: 4607296 (1986-08-01), Smidth
patent: 4719523 (1988-01-01), Kutaragi
patent: 4811125 (1989-03-01), Sengoku
patent: 4845574 (1989-07-01), II et al.
patent: 4866544 (1989-09-01), Hasaimoto

Affiliated with

Also associated with

Rating

Relative timing precompensation of high-speed pulse signals for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Relative timing precompensation of high-speed pulse signals for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Relative timing precompensation of high-speed pulse signals for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-855394