Low noise current mirror active load circuit

Details Low noise current mirror active load circuit Low noise current mirror active load circuit

1989-03-23

1990-10-16

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307542, 3072961, 330288, 323315, G05F 316, H03K 301

Patent

active

049637649

ABSTRACT:
A low noise integrated active load circuit in a current mirror configuration attenuates the noise introduced into the output current by transistors in the bias side of the circuit. Adding transistors on the bias side attenuates the noise introduced into the output side by the reciprocal of the number of bias transistors (1
) due to the current mirror configuration. Because of the way independent noise sources add statistically as the square root of the sum of the squares of the individual noise sources, the attenuation increases faster than the net noise contributed by the multiple transistors.

REFERENCES:
patent: 3392342 (1968-07-01), Ordower
patent: 4565959 (1986-01-01), Nagano
Interdesign Inc., "101 Analog IC Designs", 1976, pp. 25-32.
Another Entrant in OP-AMP Sweepstakes, Electronics, Apr. 28, 1969, p. 140.

Affiliated with

Also associated with

Rating

Low noise current mirror active load circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low noise current mirror active load circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low noise current mirror active load circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-851318