Performance enhancement scheme for a RISC type VLSI processor us

Details Performance enhancement scheme for a RISC type VLSI processor us Performance enhancement scheme for a RISC type VLSI processor us

1986-08-18

1988-08-23

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 938

Patent

active

047665661

ABSTRACT:
Performance of a VLSI processor of the reduced instruction set computer (RISC) type is enhanced by executing two instructions simultaneously in the two execution units of the processor. There is very little increase in the cost of hardware. Three embodiments are presented with different cost and performance capabilities. The first embodiment has an instruction input to an instruction buffer (10) and two sets of control ROSs (40 and 42) and control registers (64 and 65). The control ROS and control register which is chosen depends on which instruction execution unit is to execute the instruction. Data inputs to the execution units is from a register file (48) which has an additional pair of outputs (51) and (53) that provide the data paths for simultaneous execution of instructions by the execution units. Execution unit I has an arithmetic and logic unit (ALU) (24), while execution unit II has a rotate (26) and mask generator (31). Load balancing between the two execution units can be performed by adding a multiplier (60) and divider (62) to execution unit II. In the second embodiment, additionally, load balancing is achieved by incorporating an adder (78) into execution unit II. The adder (78) is used to perform address calculations to speed up the load, store and branch instructions. In the third embodiment, an additional ALU (90) is added to execution unit II to allow the instruction processing to be further balanced between the two execution units.

REFERENCES:
patent: 3886523 (1975-05-01), Ferguson et al.
patent: 4393468 (1983-07-01), New
patent: 4476525 (1984-10-01), Ishii
patent: 4569016 (1986-02-01), Hao et al.
patent: 4589065 (1986-05-01), Auslander
ACM SIGARCH Computer Architecture News, vol. 10, No. 2, Mar. 1982, pp. 39-47, Radin, G., "The 801 Minicomputer".
IBM J. Res. Develop., vol. 27, No. 3, May 1983, pp. 237-246, Radin, G., "The 801 Minicomputer".
IEEE Proc. of the Eighth Annual Symposium on Computer Architecture, Minneapolis, May 1981, pp. 443-449, "RISC I: A Reduced Instruction Set VLSI Computer".

Affiliated with

Also associated with

Rating

Performance enhancement scheme for a RISC type VLSI processor us does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performance enhancement scheme for a RISC type VLSI processor us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance enhancement scheme for a RISC type VLSI processor us will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-840036