Boots – shoes – and leggings
Patent
1990-05-04
1993-08-24
Shaw, Dale M.
Boots, shoes, and leggings
3642318, G06F 900, G06F 930, G06F 934, G06F 938
Patent
active
052396339
ABSTRACT:
A data processor which comprises a pipeline processing mechanism for executing memory indirect addressing and register indirect addressing in an address calculation stage, checks whether or not an instruction writes an operand to a memory or register, makes each stage of the pipeline mechanism hold reservation information thereof in sequence, thereby reduces the frequency of stops of pipeline processing caused by processing of operand address calculation of the following instruction attending on a writing of the operand of the preceding instruction to a memory or register, so that data processing can be execute at a higher efficiency.
REFERENCES:
patent: 3793631 (1974-02-01), Silverstein et al.
patent: 3794970 (1974-02-01), Pearson et al.
patent: 4156278 (1979-05-01), Wilhite
patent: 4156906 (1979-05-01), Ryan
patent: 4161026 (1979-07-01), Wilhite
patent: 4225922 (1980-09-01), Porter
patent: 4313158 (1982-01-01), Porter et al.
patent: 4402042 (1983-08-01), Guttag
patent: 4907147 (1990-03-01), Saito et al.
"Branch Prediction Strategies & Design," pp. 7-22 Computer, Jan. 1984.
Saitou Yuichi
Terayama Fumihiko
Yoshida Toyohiko
Dinh D.
Mitsubishi Denki & Kabushiki Kaisha
Shaw Dale M.
LandOfFree
Data processor executing memory indirect addressing and register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor executing memory indirect addressing and register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor executing memory indirect addressing and register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-835687