Error detection and correction circuit

Details Error detection and correction circuit Error detection and correction circuit

1988-08-15

1990-05-01

Atkinson, Charles E.

Excavating

371 6, 371 36, G06F 1100

Patent

active

049224930

ABSTRACT:
An overload circuit detects input signals that are too high or too low in amplitude and generates a holding signal of a predetermined duration. The holding signal is applied to a data selector which normally passes the input signal to a shift register/majority gate but switches to supply the output of the majority gate to the shift register when a holding signal is present. Thus, the output is maintained constant during the predetermined durations when a holding singnal is present.

REFERENCES:
patent: 3386079 (1968-05-01), Wiggins
patent: 3568147 (1971-03-01), Gilson
patent: 3688039 (1972-08-01), Ishiguro
patent: 3697776 (1972-10-01), Matejka
patent: 4224689 (1980-09-01), Sundberg
patent: 4519001 (1985-05-01), Morrison
patent: 4639920 (1987-01-01), Kaneko
patent: 4686676 (1987-08-01), McPherson

Affiliated with

Also associated with

Rating

Error detection and correction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error detection and correction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error detection and correction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-835137