Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1997-03-25
1998-10-06
Young, Brian K.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
341 94, 326 11, H03M 136
Patent
active
058183809
ABSTRACT:
A majority logic circuit is supplied with output values of adjacent three comparators. The majority logic circuit outputs, as an output signal, the supplied three output values including at least two equal output values. Inverter circuits and AND circuits produce and output a read signal of an encoder which is a logical product between the output signal and an inverted signal of the output signal.
REFERENCES:
patent: 4091293 (1978-05-01), Ando
patent: 4417269 (1983-11-01), Dischert
patent: 4423339 (1983-12-01), Seelbach et al.
patent: 4449118 (1984-05-01), Dingwall et al.
patent: 4596978 (1986-06-01), Fujita
patent: 4884075 (1989-11-01), Mangelsdorf
patent: 5029305 (1991-07-01), Richardson
patent: 5140594 (1992-08-01), Haulin
patent: 5281871 (1994-01-01), Mori et al.
patent: 5402128 (1995-03-01), Kusumoto et al.
An 200 Msps 8-bit A/D Converter with a Duplex Gray Coding, pp. 109-110, IEEE, 1991, A. Matsuawa et al.
An 8b 500MHz ADC, pp. 172-173, IEEE 1991, Yuji Gendai.
A 6b 1GHz Dual-Parallel A/D Converter, pp. 174-175, IEEE 1991, Akira Matsuzawa et al.
Hosotani Shiro
Ito Masao
Miki Takahiro
Kost Jason L. W.
Mitsubishi Denki & Kabushiki Kaisha
Young Brian K.
LandOfFree
Analog-digital converter capable of reducing a conversation erro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog-digital converter capable of reducing a conversation erro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-digital converter capable of reducing a conversation erro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-83154