Patent
1996-12-09
1999-03-16
Beausoliel, Jr., Robert W.
G06F 1100
Patent
active
058840230
ABSTRACT:
A method for testing a digital processor 11 in which a test port 1149 is used to transfer trace data from the digital processor to a test host processor 1101 under control of a user definable program which executes in response to predetermined events on the digital processor. Trace data is gathered while an application program loaded in program memory 61 is executed by the digital processor. Trace data is temporarily stored in a trace region 99 of data memory 25 by user definable code which is executed in a background manner by the digital processor in response to trigger events. The trigger events are also enabled by user definable code which enables various portions of analysis hardware 1217. Trace data is transferred from the digital processor to the test host processor through test port 1149 by sending a notification signal to the test host processor by means of message passing register 1216. The digital processor then monitors the message passing register for a handshake signal from the test host processor. When a handshake signal is received, trace data is written into the message passing register by user definable code in a background manner and transferred to the test host processor.
REFERENCES:
patent: 4701921 (1987-10-01), Powell et al.
patent: 4860290 (1989-08-01), Daniels et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 4912636 (1990-03-01), Magar et al.
patent: 5072418 (1991-12-01), Boutaud et al.
patent: 5084874 (1992-01-01), Whetsel, Jr.
patent: 5263143 (1993-11-01), Robinson et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5535331 (1996-07-01), Swoboda et al.
patent: 5566300 (1996-10-01), Naoe
patent: 5621651 (1997-04-01), Swoboda
patent: 5809293 (1998-09-01), Bridges et al.
Kneen, J. "Logic Analyzers for Microprocessors", Hayden Book Co. Inc. p. 104, 1980.
A Standard Test Bus and Boundary Scan Architecture, TI Technical Journal, Jul.-Aug. 1988, pp. 48-59.
Stotzer Eric J.
Swoboda Gary L.
Beausoliel, Jr. Robert W.
Donaldson Richard L.
Elmore Stephen C.
Laws Gerald E.
Marshall, Jr. Robert D.
LandOfFree
Method for testing an integrated circuit with user definable tra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing an integrated circuit with user definable tra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing an integrated circuit with user definable tra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-824709