Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1997-03-21
1998-10-06
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257758, 257775, 257748, 438631, H01L 2348, H01L 2952, H01L 2940
Patent
active
058181113
ABSTRACT:
An improved method and structure is provided for integrating HSQ and other low dielectric constant materials, which may have undesirable properties, into integrated circuit structures and processes, especially those requiring multiple levels of interconnect lines. The present invention combines the advantages of SiO.sub.2 and low dielectric constant materials by creating a multilayer dielectric stack of alternating layers of low-k materials and traditional dielectrics. A stabilizing layer is inserted between layers of low-k films. Since the thickness of problematic low-k materials remain less than the cracking threshold, many of the problems discussed above are alleviated. The stabilizing prevents the nucleation and propagation of micro cracks. In a preferred embodiment, interconnect lines 14 are first patterned and etched on a substrate 10. A low-k material such as hydrogen silsesquioxane (HSQ) 18 is spun across the surface of the wafer to fill areas between interconnect lines. The HSQ is then heated on a hot plate to cure. A thin dielectric stabilizing layer such as SiO.sub.2 20 can then be applied to on top of the low-k material. A thick SiO.sub.2 planarization layer 22 may then be applied and planarized. In other embodiments, the HSQ and SiO.sub.2 process steps can be repeated for multiple layers of HSQ.
REFERENCES:
patent: 4843034 (1989-06-01), Hermdpm et al.
patent: 4851362 (1989-07-01), Suzuki
patent: 4879258 (1989-11-01), Fisher
patent: 4986878 (1991-01-01), Malazgirt et al.
patent: 5073814 (1991-12-01), Cole, Jr. et al.
patent: 5155576 (1992-10-01), Mizushima
patent: 5231043 (1993-07-01), Chan et al.
patent: 5233224 (1993-08-01), Ikeda et al.
patent: 5302233 (1994-04-01), Kim et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5336368 (1994-08-01), Iacovangelo et al.
patent: 5352493 (1994-10-01), Dorfman et al.
patent: 5356513 (1994-10-01), Burke et al.
patent: 5366850 (1994-11-01), Chen et al.
patent: 5376591 (1994-12-01), Maeda et al.
patent: 5391921 (1995-02-01), Kudoh et al.
patent: 5407860 (1995-04-01), Stolz et al.
patent: 5413962 (1995-05-01), Lur et al.
patent: 5461003 (1995-10-01), Havemann et al.
patent: 5486493 (1996-01-01), Jeng
patent: 5512775 (1996-04-01), Cho
"Semiconductor Devices", Physics and Technology, p. 472, S.M. SZE.
V. Grewal, et al. "A Novel Multilevel Metallization Technique for Advanced CMOS and Bipolar Integrated Circuits", V-MIC Conf. Jun. 9-10, 1986 pp. 107-113.
Shin-Puu Jeng, et al. "A Planarized Multilevel Interconnect Scheme With Embedded Low-Dielectric-Constant Polymers for Sub-Quarter Micro Applications", 1994 Symposium on VLSI Technology Digest of Technical Papers, pp. 73-74.
Joel R. Wiesner, "Gap Filling of Multilevel Metal Interconnectswith 0.25-um Geometries", Oct. 1993, Solid State Technology, pp. 63-64.
IBMTDB, Multilevel Interconnect Structure, vol. 34, No. 9, Feb. 1992, p. 220.
M.A. Hartney, et al. "Oxygen Plasma Etching for Resist Stripping and Multilayer Lithography", J. Vac. Sci. Technol. B. vol. 7, No. 1, Jan./Feb. 1989, pp. 1-11.
Gretchen M. Adema, et al. "Passivation Schemes for Copper/Polymer Thin Film Interconnections Used in Multichip Modules", 1992 IEEE, pp. 776-782.
H. Satou et al. "Polyimides for Electronic Applications", 1993, Polymers for Electronic and Photonic Applications, pp. 221-2473
Jeng Shin-Puu
Taylor Kelly J.
Clark Jhihan B.
Donaldson Richard L.
Kesterson James C.
Petersen Bret J.
Saadat Mahshid D.
LandOfFree
Low capacitance interconnect structures in integrated circuits u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low capacitance interconnect structures in integrated circuits u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low capacitance interconnect structures in integrated circuits u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-81455