Fishing – trapping – and vermin destroying
Patent
1990-06-29
1991-01-29
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 47, 437 48, 437 60, 437 89, 437191, 437228, 437203, 437233, 437919, H01L 2170
Patent
active
049886371
ABSTRACT:
A method is described for fabricating a DRAM cell in a monocrystalline substrate wherein the cell includes an FET transistor and a capacitor. The method includes the steps of providing a buried storage capacitor in a trench in the substrate; forming a semiconductor mesa area juxtaposed to the buried storage capacitor; opening a channel to a contact of the storage capacitor; depositing a semiconductor layer over the mesa area and in the opened channel; removing a substantial portion of the conductive layer while leaving at least a connecting portion of the conductive layer deposited in the channel and in communication with the semiconductor mesa; and forming an FET gate structure including a source and drain on the mesa whereby the connecting conductive portion provides a conductive path between the FET and the capacitor.
REFERENCES:
patent: Re32090 (1986-06-01), Jaccodine et al.
patent: 4728623 (1988-03-01), Lu et al.
patent: 4734384 (1988-03-01), Tsuchiya
patent: 4751557 (1988-06-01), Sunami et al.
patent: 4761385 (1988-08-01), Pfiester
patent: 4791463 (1988-12-01), Malhi
patent: 4801989 (1989-01-01), Taguchi
patent: 4803535 (1989-02-01), Taguchi
patent: 4816884 (1989-03-01), Hwang et al.
patent: 4820652 (1989-04-01), Hayashi
patent: 4830978 (1989-05-01), Teng et al.
patent: 4833515 (1989-05-01), Hwang et al.
Lu et al., "Three-Dimensional Single-Crystal Dynamic Ram Cell", IBM Technical Disclosure Bulletin, vol. 31, No. 12, May 1989, pp. 302-304.
Nicky C. C. Lu, "Advanced Cell Structures for Dynamic Rams", IEEE Circuits and Devices Magazine, Jan. 1989, pp. 27-36.
Dhong Sang H.
Hwang Wei
Hearn Brian E.
International Business Machines Corp.
Thomas Tom
LandOfFree
Method for fabricating a mesa transistor-trench capacitor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a mesa transistor-trench capacitor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a mesa transistor-trench capacitor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-813262