Method and apparatus for sensing trinary logic states in a micro

Details Method and apparatus for sensing trinary logic states in a micro Method and apparatus for sensing trinary logic states in a micro

1992-03-10

1993-05-18

Lee, Thomas C.

Boots, shoes, and leggings

3642295, 3642341, 364239, 3642396, 364240, 3642405, 3642456, 364247, 3642473, 3642328, 3642327, 36423293, 36423291, 364DIG1, 364DIG2, G06F 112, G06F 305, G06F 1320, G06F 1340

Patent

active

052128008

ABSTRACT:
A CMOS integrated circuit microcomputer system includes circuitry for sensing trinary logic states by using a tri-state driver circuit connected to both the input and output of a binary latch having only two states, both of which produce a high output impedance. A first trinary logic level is represented by a first logic level produced and maintained on the conductor by the external device, overpowering the binary latch. A second logic state is represented by a second logic level produced and maintained on the conductor by the external device. A third trinary state is represented by an off condition of the tri-state driver, in which case the binary latch holds whatever state is produced by the microcomputer of the connector.

REFERENCES:
patent: 4318186 (1982-05-01), Wynn
patent: 4706299 (1987-11-01), Jorgensen
patent: 4961192 (1990-10-01), Grimes

Affiliated with

Also associated with

Rating

Method and apparatus for sensing trinary logic states in a micro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for sensing trinary logic states in a micro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sensing trinary logic states in a micro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-810165