Patent
1990-03-21
1993-05-18
Richardson, Robert L.
395550, G06F 1300
Patent
active
052127818
ABSTRACT:
A secondary cache control system for a computer system is disclosed. The system is utilized advantageously to reduce the cost of the SRAM while not degrading the overall performance of the CPU associated with the computer. The system latches the data from the CPU until the CPU hits a "dead time". When this dead time occurs, the data is written into the SRAM. By writing to the SRAM at this time the performance of the computer system is not degraded and the cost of the SRAM is significantly reduced.
REFERENCES:
patent: 5058006 (1991-10-01), Durdan et al.
Chips and Technologies Inc.
Richardson Robert L.
Sawyer, Jr. Joseph A.
LandOfFree
Secondary cache control for a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Secondary cache control for a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secondary cache control for a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-809932