Global rotation of data in synchronous vector processor

Details Global rotation of data in synchronous vector processor Global rotation of data in synchronous vector processor

1992-05-18

1994-07-05

Dixon, Joseph L.

395800, G06F 1200, G06F 1576

Patent

active

053275411

ABSTRACT:
An apparatus and method for performing rotation of data in a register file memory. The apparatus utilizes a rotation address generator including rotation value, modulus, and offset registers, a comparator, a data selector, logic circuitry, and a subtractor. A predetermined area (P.times.Q) of the register file memory and a rotation value corresponding to the number of bits to be rotated in the rotation area is designated by an instruction program memory. An instruction decoder signals the register file, modulus register, rotation value register, and offset register of an impending rotation of data, thereby enabling loading of the modulus and rotation value registers and resetting of the offset register. A counter provides a relative address to the comparator and data selector. The comparator compares the relative address with the output of the modulus register, determining whether selected ones of the addressed register file locations fall inside or outside of the rotation area, and send an appropriate signal to the logic circuitry, an OR gate. This OR gate also receives a rotate or not-rotate signal. Consequently, either an absolute address equal to (the value of the relative address-2 * the offset value) mod (8 * the value in the modulus register) or equal to the relative address, based on predetermined conditions, is utilized to access rotationally data from the register file.

REFERENCES:
patent: 3781812 (1973-12-01), Wymore et al.
patent: 3992699 (1976-11-01), Krumbach
patent: 4047008 (1977-09-01), Perkins
patent: 4161036 (1979-07-01), Morris et al.
patent: 4169289 (1979-09-01), Shively
patent: 4202035 (1980-05-01), Lane
patent: 4739474 (1988-04-01), Holsztynski et al.
patent: 4800524 (1989-01-01), Roesgen
patent: 4809156 (1989-02-01), Taber
patent: 4833602 (1989-05-01), Levy et al.
patent: 4839839 (1989-06-01), Tokumaru et al.
patent: 4918600 (1990-04-01), Harper, III et al.
patent: 4935867 (1990-06-01), Wang et al.
patent: 5003471 (1991-03-01), Gibson
Fisher, Allan L., et al., Architecture of a VLSI SIMD Processing Element, IEEE International Conference on Circuits and Design, 1987, pp. 324-327.
van Rowermud, A. H. M., et al., A General-Purpose Programmable Video Signal Processor, ICCE 1989 VSP/Phillips.
Chin, D., et al., The Princeton Engine: A Real-Time Video System Simulator, IEEE Transactions on Consumer Electronics, vol. 34, No. 2, May 1988, pp. 285-297.
Nakagawa, Shin-ichi, et al., A 50ns Video Signal Processor, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, vol. XXXII, 1989, pp. 168-169, 328.
Kikuchi, Kouichi, et al., A Single-Chip 16-Bit 25ns Realtime Video/Image Signal Processor, IEEE ISSCC Digest of Technical Papers, vol. XXXII, 1989, pp. 170-171, 329.
Wilson, Stephens S., The Pixie-5000-A Systolic Array Processor, IEEE 1985, pp. 477-483.
Davis, Ronald, et al., Systolic Array Chip Matches the Pace of High-Speed Processing, Electronic Design, Oct. 21, 1984, pp. 207-218.
Nannaway, Wyndham, et al., Handling Real-Time Images Comes Naturally to Systolic Array Chip, Electronic Design, Nov. 15, 1984, pp. 289-300.
Smith Jr., Winthrop W. et al., Systolic Array Chip Recognizes Visual Patterns Quicker Than a Wink, Electronic Design, Nov. 29, 1984, pp. 257-266.
Wallis, Lyle, Associative Memory Calls on the Talents of Systolic Array Chip, Electronic Design, Dec. 13, 1984, pp. 217-226.
Fisher, Allan L., et al, Real-Time Image Processing on Scan Line Array Processors, IEEE 1985.
Fisher, Allan L., Scan Line Array Processor for Image Computation IEEE 13th Annual International Symposium on Compu. Arch. News, vol. 14, No. 2, Jun. 1986, pp. 338-345.
Waltz, David I. Applications of the Connection Machine, IEEE Computer Magazine, Jan. 1987, pp. 85-97.
Webber, Donald M., Circuit Simulation on the Connection Machine, IEEE 24th ACM. Design Automation Conference, 1987, pp. 108-113.
Hillis, W. Daniel, text book excerpt, The Connection Machine, The MIT Press series in artificial intelligence-Thesis (Ph.D.)-MIT, 1985, pp. 18-28.
Fountain, T. J., text book, Integrated Technology for Parallel Image Processing, "Plans for the Clip7 Chip.", pp. 199-214, Chapter 13.
Gharachorloo, Nader, et al., A Super Buffer: A Systolic VLSI Graphics Engine for Real-Time Raster Image Generation, 1985 Chapel Hill Conference on VLSI, pp. 285-305.

Affiliated with

Also associated with

Rating

Global rotation of data in synchronous vector processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Global rotation of data in synchronous vector processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global rotation of data in synchronous vector processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-803256