Boots – shoes – and leggings
Patent
1993-04-26
1994-06-07
Evans, Arthur G.
Boots, shoes, and leggings
364DIG1, 364270, 3642702, G06F 108
Patent
active
053197712
ABSTRACT:
A computer system having a microprocessor that provides bus control signals indicative of bus transaction types such as memory read, memory write, I/O read, and I/O write, generates a variable frequency clock for use by the microprocessor. The computer system also includes a clock generator and a control circuit. The control circuit instructs the clock generator to provide one of a plurality of clock frequencies based on the type of bus transaction specified by the CPU's bus control signals. Typically, I/O transactions cause the control circuit to instruct the clock generator to provide a low frequency clock. In an alternative embodiment, address signals may be used in conjunction with the bus control signals to define which one of a plurality of clock frequencies shall be selected.
REFERENCES:
patent: 4136383 (1979-01-01), Takesue
patent: 4366540 (1982-12-01), Berglund et al.
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4631702 (1986-12-01), Korba
patent: 4819164 (1989-04-01), Branson
patent: 5125088 (1992-06-01), Culley
patent: 5151986 (1992-09-01), Langan et al.
patent: 5159679 (1992-10-01), Culley
patent: 5163146 (1992-11-01), Antanaitis, Jr. et al.
patent: 5179667 (1993-01-01), Iyer
Barry Lance Leonard
Evans Arthur G.
Seiko Epson Corporation
Werner Raymond J.
LandOfFree
CPU clock generator having a low frequency output during I/O ope does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CPU clock generator having a low frequency output during I/O ope, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPU clock generator having a low frequency output during I/O ope will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-800752