Self-aligned field effect transistor process

Details Self-aligned field effect transistor process Self-aligned field effect transistor process

1981-12-30

1983-12-13

Ozaki, G.

Metal working

Method of mechanical manufacture

Assembling or joining

29576B, 29591, 148 15, 148187, 148188, H01L 21265

Patent

active

044198108

ABSTRACT:
A method for fabricating a semiconductor [integrated circuit] structure having a sub-micrometer gate length field effect transistor device is described. An isolation pattern is formed in a semiconductor substrate which isolates regions of the semiconductor within the substrate from one another. Certain of these semiconductor regions are designated to contain field effect transistors [devices]. A heavily doped conductive layer and an insulator layer are formed thereover. The multilayer structure is etched to result in a patterned conductive layer having substantially vertical sidewalls. The pattern of the conductive layer is chosen to be located above the planned source/drain regions with openings in the pattern at the location of the field effect transistor channel. The pattern in the source/drain areas extend over the isolation pattern. A controlled sub-micrometer thickness insulating layer is formed on these vertical sidewalls. The sidewall insulating layer is utilized to controllably reduce the channel length of the field effect transistor. [The sidewall layer is preferably doped with conductive imparting impurities.] The gate dielectric is formed on the channel surface. The source/drain regions [and preferably lightly doped region] are [simultaneously] formed by thermal drive-in from the conductive layer [and sidewall insulating layer respectively]. The desired gate electrode is formed upon the gate dielectric and electrical connections made to the various elements of the field effect transistor devices. [The conductive layer and resulting contacts to said source/drain regions may be composed of polycrystalline silicon, metal silicide, polycide (a combination of layers of polycrystalline silicon and metal silicide) or the like.]

REFERENCES:
patent: 3648125 (1972-03-01), Peltzer
patent: 3942241 (1976-03-01), Harigaya et al.
patent: 4062699 (1977-12-01), Armstrong
patent: 4089992 (1978-05-01), Doo et al.
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4201603 (1980-05-01), Scott, Jr. et al.
patent: 4204894 (1980-05-01), Komeda et al.
patent: 4209349 (1980-06-01), Ho et al.
patent: 4209350 (1980-06-01), Ho et al.
patent: 4234362 (1980-11-01), Riseman
patent: 4256514 (1981-03-01), Pogge
patent: 4322883 (1982-04-01), Abbas et al.
patent: 4356622 (1982-11-01), Widmann
H. B. Pogge, IBM Technical Disclosure Bulletin, "Narrow Line-Width Masking Method", Nov. 1976, vol. 19, No. 6, pp. 2057-2058.
S. A. Abbas et al., IBM Technical Disclosure Bulletin, "Extending the Minimal Dimensions of Photolithographic . . . ", Sep. 1977, vol. 20, No. 4, pp. 1376-1378.
"A New Edge-Defined Approach for Sub-Micrometer MOSFET Fabrication" by W. R. Hunter et al., IEEE Electron Device Letters, vol. EDL-2, No. 1, Jan. 1981, pp. 4-6.
"Submicrometer Polysilicon Gate CMOS/SOS Technology" by A. C. Ipri et al., IEEE Transactions on Electron Devices, vol. ED-27, No. 7, Jul. 1980, pp. 1275-1279.
"A Novel Submicron Fabrication Technique" by T. N. Jackson et al., IEDM 1979 Conference Volume pp. 58-61.
"A New Short Channel MOS FET with Lightly Doped Drain" by Saito et al. in Denshi Tsushin Rengo Taikai (Japanese), Apr. 1978, pp. 2-20.

Affiliated with

Also associated with

Rating

Self-aligned field effect transistor process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned field effect transistor process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned field effect transistor process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-799252