Excavating
Patent
1990-08-17
1994-03-29
Beausoliel, Jr., Robert W.
Excavating
H04B 1700
Patent
active
052992039
ABSTRACT:
An integrated circuit having a normal operating mode and a special operating mode, such as a special test mode, is disclosed. The special test mode is enabled by a series of signals, such as overvoltage excursions at a terminal, rather than by a single such excursion, so that it is less likely that the special test mode is entered inadvertently, such as due to noise or power-down and power-up of the device. The circuit for enabling the test mode includes a series of D-type flip-flops, each of which are clocked upon detection of the overvoltage condition together with a particular logic level applied at another terminal; multiple series of flip-flops may be provided for multiple special test modes. Additional features include the provision of a power-on reset circuit which locks out the entry into the test mode during power-up of the device. Acknowledgment of the entry into test mode is provided by the presentation of a low impedance at output terminals while the device is not enabled; chip enable of the device causes the device to exit the test mode. Once in test mode, the output enable terminal of the device can provide a chip enable function.
REFERENCES:
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4697140 (1987-09-01), Saito et al.
patent: 4860259 (1989-08-01), Tobita
patent: 4860290 (1989-08-01), Daniels et al.
patent: 4913557 (1990-04-01), Segawa et al.
patent: 4951254 (1990-08-01), Ontrop et al.
patent: 4970727 (1990-11-01), Miyawaki et al.
patent: 4975641 (1990-12-01), Tanaka et al.
Ohsawa, et al., I.E.E.E. 1987 Solid-State Circuits Conference, First edition, Session XX: Special Purpose Accelerators, "FAM 20:9: A 60ns 4Mb CMOS DRAM with Built-in Self-Test" (Feb. 27, 1987), pp. 286, 287+430.
Voss, et al., I.E.E.E. Journal of Solid-State Circuits, "A 14-ns 256KX1 CMOS SRAM with Multiple Test Modes" (Aug. 24, 1989) pp. 874-880.
Takeshima, et al., I.E.E.E. International Solid-State Circuits Conference, Session 16: Dynamic RAMS, "A 55NS 16Mb DRAM", pp. 246-247+353.
McAdams, et al., "A 1-Mbit CMOS Dynamic RAM with Design-For Test Functions", IEEE Journal of Solid-State Circuits (Oct. 1986), vol. SC-21, No. 5, pp. 635-642.
Shimada, et al., "A 46-ns 1-Mbit CMOS SRAM", IEEE Journal of Solid-State Circuits (Feb. 1988), vol. 23, No. 1, pp. 53-58.
Anderson Rodney M.
Beausoliel, Jr. Robert W.
Chung Phung M.
Jorgenson Lisa K.
Robinson Richard K.
LandOfFree
Semiconductor memory with a flag for indicating test mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with a flag for indicating test mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with a flag for indicating test mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-798268