Boots – shoes – and leggings
Patent
1994-09-22
1996-05-28
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 3642319, 3642613, 364DIG1, G06F 938, G06F 1580
Patent
active
055220843
ABSTRACT:
A superscalar-type processor includes an instruction memory, a fetch stage fetching simultaneously a plurality of instructions from the instruction memory, functional units respectively executing predetermined functions, and a decode state decoding the fetched instructions to issue parallel-processable instructions to related functional units. The decode stage includes a decoder determining whether a branch instruction is included in the received instructions and whether a branch is generated according to the branch instruction. The decoder links a write delaying flag indicating whether the instruction is after a branch instruction and a validity flag indicating whether the instruction is valid to the instruction on issuing the instruction to a functional unit. The functional unit includes an execution stage executing an instruction and a write back stage changing a machine state according to the result of execution in the execution stage. The superscalar-type processor comprises a control circuit forbidding changing of the machine state by a write back stage when a branch is generated according to the branch instruction. The control circuit sets the write back stage in a state of delaying changing of the machine state when it is not yet determined whether a branch is generated according to the branch instruction and executes changing of the machine state with the write back stage when it is determined that no branch is generated according to the branch instruction.
REFERENCES:
patent: 4521851 (1985-06-01), Trubisky et al.
patent: 4924525 (1990-07-01), Shintani et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5185868 (1993-02-01), Tran
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5214763 (1993-05-01), Blaner et al.
Groves et al, "An IBM Second Generation RISC Processor Architecture" Proceedings of the 35th COMPCON, IEEE 1990, pp. 162-170.
S. McGeady, "The i960CA SuperScalar Implementation of the 80960 Architecture", Proceedings of the 35th COMPCON, IEEE 1990, pp. 232-240.
Bowler Alyssa H.
Mitsubishi Denki & Kabushiki Kaisha
Shah Alpesh M.
LandOfFree
Method and system for invalidating instructions utilizing validi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for invalidating instructions utilizing validi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for invalidating instructions utilizing validi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-795328