Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-12-22
1994-06-07
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307475, 361 91, H03K 1710
Patent
active
053192591
ABSTRACT:
An input stage suitable for use with any desired supply voltage VCC, including supply voltages less than 5 volts, and which is capable of withstanding an overvoltage input signal greater than VCC applied to its input pad. A pass transistor is used between the input pad and the input buffer in order to limit the voltage supplied to the input buffer, thereby allowing voltages in excess of VCC to serve as a legitimate logical one input signal to the input buffer. Overvoltage protection is used to limit the voltage on the input pad to a voltage in excess of the greater-than-VCC legitimate input voltage. An output stage is suitable for use with a wide variety of supply voltages, including supply voltages less than 5 volts, while allowing proper operation in the event that a legitimate overvoltage is applied to its output pad. ESD protection is provided in order to limit the voltage on the output pad to a voltage greater than the maximum legitimate overvoltage. Cascode devices are used to limit the voltages seen by the pull up and pull down transistors when a legitimate overvoltage is applied to the output pad. Suitable transistor switches are used to prevent excessive current from being dissipated when a legitimate overvoltage is externally applied to the output pad when the output stage is in either the high impedance mode or the active high mode.
REFERENCES:
patent: 4057844 (1977-11-01), Smedley
patent: 4307306 (1981-12-01), Kucharewski
patent: 4668875 (1987-05-01), Miyazaki et al.
patent: 4860148 (1989-08-01), Iwamura et al.
patent: 4990802 (1991-02-01), Smooha
patent: 5032742 (1991-07-01), Zanders
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5208492 (1993-05-01), Masumoto et al.
"Mixing It Up with 3.3 Volts", Ristow et al. Texas Instruments, Advanced Bus Interface Applications Paper Jun. 15, 1992.
"SN74LVT16244 16-Bit Buffers/Drivers with 3-State Outputs", Texas Instruments Paper, Apr. 1992.
Technical Horizons, "Advanced BiCMOS Logic Technology", Perna, Texas Instruments paper, May 1992, pp. 11-16.
National Semiconductor, Design Considerations, pp. 1-26 to 1-29 "Interfacing 5.0V TTL or Reduced Swing CMOS to 3.3V LVQ" No date.
Electronic Design, "A Tiday Wave of 3-V ICs Opens Up Many Options: Logic Chips That Operate at 3V or Less . . . ", Bursky, pp. 37-47: Aug. 1992.
Caserza Steven F.
Hudspeth David R.
National Semiconductor Corp.
LandOfFree
Low voltage input and output circuits with overvoltage protectio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage input and output circuits with overvoltage protectio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage input and output circuits with overvoltage protectio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-795136