Method and apparatus for inhibiting computer interface clocks du

Details Method and apparatus for inhibiting computer interface clocks du Method and apparatus for inhibiting computer interface clocks du

1995-12-01

1996-12-03

Nguyen, Hoa T.

3951831, G06F 1100

Patent

active

055816932

ABSTRACT:
An apparatus and method for a computer system that selectively disables expansion peripheral interface devices so that they do not interfere with diagnostic testing of related computer system peripheral interface devices. The present invention selectively disables the peripheral interface devices by control of the clock signals thereto. The clock signals may be selectively controlled by means of a software test program that may also be used to automate the diagnostic testing of the computer system. In addition, the computer system may be remotely tested and diagnosed because the present invention makes it unnecessary for the physical removal of devices that may cause false signal responses during the diagnostic tests.

REFERENCES:
patent: 4581738 (1986-04-01), Miller et al.
patent: 4692691 (1987-09-01), Sueta
patent: 4740887 (1988-04-01), Rutenberg
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 5253359 (1993-10-01), Spix et al.

Affiliated with

Also associated with

Rating

Method and apparatus for inhibiting computer interface clocks du does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for inhibiting computer interface clocks du, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for inhibiting computer interface clocks du will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-793578