Fishing – trapping – and vermin destroying
Patent
1992-12-18
1994-03-29
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437187, 437962, H01L 21339
Patent
active
052984486
ABSTRACT:
The present invention is directed to a method of making a true two-phase CCD using a single layer (level) of the conductive material for the gate electrodes to provide a planar structure. The method includes using L-shaped masking layers having a submicron length of a bottom portion between two masking layers of silicon dioxide on and spaced along a surface of a conductive layer. The conductive layer is over and insulated from a surface of a body of a semiconductor material having a channel region therein. The L-shaped masking layers are removed to expose a spaced narrow portions of the conductive layer. The conductive layer is then etched completely therethrough at each exposed portion to divide the conductive layer into gate electrodes which are spaced apart by submicron width gaps.
REFERENCES:
patent: 3852799 (1974-12-01), Walden
patent: 3853634 (1974-12-01), Amelio et al.
patent: 3911560 (1975-10-01), Amelio et al.
patent: 3927468 (1975-12-01), Anthony et al.
patent: 3931674 (1976-01-01), Amelio
patent: 4027381 (1977-06-01), Tasch, Jr. et al.
patent: 4027382 (1977-06-01), Tasch, Jr. et al.
patent: 4035906 (1977-07-01), Tasch et al.
patent: 4063992 (1977-12-01), Hosack
patent: 4167017 (1979-09-01), Tasch, Jr. et al.
patent: 4173064 (1979-11-01), Farnow
patent: 4291239 (1981-09-01), Weimer
patent: 4319261 (1982-03-01), Kub
patent: 4402761 (1983-09-01), Feist
patent: 4613402 (1986-09-01), Losee et al.
patent: 4746622 (1988-05-01), Hawkins et al.
patent: 4992392 (1991-02-01), Nichols et al.
patent: 5114872 (1992-05-01), Roselle et al.
patent: 5240873 (1993-08-01), Shinji
V. J. Kapoor, "Charge-Coupled Devices with Submicron Gaps", IEEE Electron Device Letters, vol. EDL-2, No. 4, pp. 92-94, Apr. 1981.
Kosman Stephen L.
Stevens Eric G.
Chaudhari C.
Eastman Kodak Company
Hearn Brian E.
Owens Raymond L.
LandOfFree
Method of making two-phase buried channel planar gate CCD does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making two-phase buried channel planar gate CCD, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making two-phase buried channel planar gate CCD will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-791216