Patent
1989-09-15
1991-06-11
Larkins, William D.
357 45, 357 68, H01L 23525
Patent
active
050237012
ABSTRACT:
A structure and method for forming a semicustom integrated circuit in which customization can be performed using only a single masking step. Vias in an insulation layer between first and second metal are made larger than first metal lines so that after deposition of second metal, a final patterning etch can remove not only portions of the second metal to leave interconnect lines but can also remove second metal within any exposed vias and additionally remove first metal in order to disconnect selected portions of first metal lines. In order for the final etch step not to remove portions of the substrate, an extra step of planarizing the insulation layer between first and second metal is provided. The large vias provided by the structure and method also allow for shrinking the size of first and second metal lines and thus shrinking the metal line width required by the design rules for the entire semiconductor structure.
REFERENCES:
patent: 3877051 (1975-04-01), Calhoun et al.
patent: 4172004 (1979-10-01), Alcorn et al.
patent: 4451326 (1984-05-01), Gwozdz
patent: 4500906 (1985-02-01), Ohno et al.
patent: 4532216 (1985-06-01), Shitari
Advanced Micro Devices , Inc.
Larkins William D.
LandOfFree
Gate array structure and process to allow optioning at second me does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array structure and process to allow optioning at second me, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array structure and process to allow optioning at second me will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-787268