1989-05-30
1992-02-11
James, Andrew J.
357 42, 357 51, 357 59, H01L 2702
Patent
active
050879561
ABSTRACT:
An SRAM including a memory cell having a high-resistance load element. The load element is formed from a polysilicon film, and an impurity is introduced into at least a part of the polysilicon film for the purpose of increasing the threshold voltage of a parasitic MISFET formed using the load element as its channel region. Alternatively, the deposition of the polysilicon film is carried out at a relatively high temperature, thereby preventing any increase in the current flowing through the load element, and thus reducing the power dissipation in the SRAM.
REFERENCES:
patent: 4322821 (1982-03-01), Lohstroh et al.
patent: 4480319 (1984-10-01), Hotta et al.
patent: 4538244 (1985-08-01), Sugo et al.
patent: 4774203 (1988-09-01), Ikeda et al.
patent: 4814841 (1989-03-01), Masuoka et al.
patent: 4828629 (1989-05-01), Ikeda et al.
patent: 4841481 (1989-06-01), Ikeda et al.
Semiconductor Devices Physics And Technology, S. M. Sze.
Ikeda Shuji
Meguro Satoshi
Nishimura Kotaro
Tanimura Nobuyoshi
Yamamoto Sho
Dang Hung Xuan
Hitachi , Ltd.
James Andrew J.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-784692