Fail-safe communication abort mechanism for parallel ports with

Details Fail-safe communication abort mechanism for parallel ports with Fail-safe communication abort mechanism for parallel ports with

1996-10-09

1997-09-09

Lee, Thomas C.

395849, 395868, 395181, G06F 1100, G06F 1300, G06F 1342

Patent

active

056665598

ABSTRACT:
A computer system is provided including a processor and a parallel port configured to transfer data to or from a peripheral device. The parallel port includes a data buffer for receiving data transferred on a system bus when the processor executes a write cycle to the parallel port. A control unit associated with the parallel port decodes the address signals of the system bus to selectively latch data within the data buffer, and generates handshake signals to the peripheral device to indicate that write data is presently contained within the data buffer. The peripheral device consequently receives the data and provides an acknowledge signal to the control unit. The control unit thereafter generates a ready signal to indicate to the processor that the data has been written into the peripheral device. A time-out counter is coupled to the control unit to determine whether the peripheral device has returned the acknowledge signal within a predetermined time-out period after the control unit asserts the handshake signal to the peripheral device indicating that data is available at the parallel port. If the time-out period expires and the peripheral device did not return an acknowledge signal, the control unit releases the processor from the current cycle by asserting the ready signal on the system bus. The control unit further asserts an error flag within a status register to indicate that a failure occurred. In response to assertion of the error flag, the control unit asserts an interrupt signal which effectively alerts the processor of a failure. The processor thereafter executes code from an interrupt service routine during which the status register may be read to determine that the failure was associated with the parallel port. The parallel port is also associated with a configuration register that controls whether a non-maskable interrupt or a parallel port interrupt is asserted in response to the assertion of the error flag.

REFERENCES:
patent: 4069510 (1978-01-01), Carlow et al.
patent: 4159516 (1979-06-01), Henrion et al.
patent: 4535404 (1985-08-01), Shenk
patent: 4872110 (1989-10-01), Smith et al.
patent: 5075874 (1991-12-01), Steeves et al.
patent: 5159684 (1992-10-01), Kroll et al.
patent: 5325529 (1994-06-01), Brown et al.
Shanley et al., "PCI System Architecture" 3rd ed., Addison-Wesley pub. p. 32, pp. 163-186 1995.

Affiliated with

Also associated with

Rating

Fail-safe communication abort mechanism for parallel ports with does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fail-safe communication abort mechanism for parallel ports with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-safe communication abort mechanism for parallel ports with will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-77947