Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Patent
1997-02-21
1999-10-26
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
712217, 712241, G06F 938
Patent
active
059745380
ABSTRACT:
A method for forwarding operands directly between instructions operates in a computer central processing unit. Values for registers, condition codes, stack locations and memory storage locations are routed directly from the program instructions or microcode that alter them to the instructions that use those operands. Instructions that have received all needed operands are started and their resulting output operands are forwarded to other instructions. With direct forwarding of operands, normal locations for operands may often be skipped so that simpler designs can be employed in constructing the operand storage for register files and stacks. Operands receiving newer values never appear in program-visible locations if the prior values were forwarded to all instructions that might need them and those receiving instructions are completed. In executing program loops, loop-dependent variables are identified. A method is shown whereby multiple loop-dependent operands are computed substantially simultaneously. In favorable circumstances multiple iterations of one or more loops are executed in parallel. The number of iterations is computed and then governs the number of loop iterations executed. Storage of results in architected, generally available areas is avoided where operands are no longer needed after loop iteration execution.
REFERENCES:
patent: 4430706 (1984-02-01), Sand
patent: 4755966 (1988-07-01), Lee et al.
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4891753 (1990-01-01), Budde et al.
patent: 4914579 (1990-04-01), Putrino et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5093778 (1992-03-01), Favor et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5193167 (1993-03-01), Sites et al.
patent: 5201057 (1993-04-01), Uht
patent: 5222240 (1993-06-01), Patel
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5283874 (1994-02-01), Hammond
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5295248 (1994-03-01), Miyamori
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5333283 (1994-07-01), Emma et al.
Corporaal, Henk and Hans (J. M.) Mulder, "MOVE: A framework for high-performance processor design", Supercomputing 1991, IEEE Computer Society.
Intel Corporation, "The P6 for Servers", 1995 from Intel CD Rom IAL Apr. 1995 "Special Edition P6 Processor Software Developer CD".
Johnson, Mike, Superscalar Microprocessor Design, PTR Prentice-Hall, New Jersey, 1991.
Lam, Monica and Robert P. Wilson, "Limits of Control Flow on Parallelism", The 19.sup.th Annual International Symposium on Computer Architecture Proceedings, 1992, ACM.
Murakami, Kazuaki, et al, "SIMP (Single Instruction stream/Multiple Instruction Pipelining): A Novel High-Speed Single-Processor Architecture", The 16.sup.th Annual International Symposium on Computer Architecture Proceedings, 1989, ACM.
Uht, Augustus K., et al, "Branch Effect Reduction Techniques", Computer, May, 1997 IEEE (0018-9162/97).
Lightner, Bruce D., The Metaflow Lightning Chipset, IEEE, 1991, pp. 13-18.
Popescu et al., The Metaflow Architecture, IEEE Micro, 1991, pp. 10-13 and 63-73.
Ellis Richard L.
Lovejoy David E.
LandOfFree
Method and apparatus for annotating operands in a computer syste does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for annotating operands in a computer syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for annotating operands in a computer syste will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776430