Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data streaming
Patent
1996-09-30
1999-10-26
Rinehart, Mark H.
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data streaming
370535, 341 58, G06F 1338, G06F 1517
Patent
active
059744642
ABSTRACT:
A new high-speed digital interface for transmitting video information over various transmission media including terminated copper wires such as twisted-pair wires and fiber optical cable is described. The significance of this new interface is that (1) it only uses a small number of data channels with all timing and control data embedded in data transmission, (2) it uses a transition controlled binary DC balanced coding for reliable, low-power and high-speed data transmission, (3) it uses low-swing differential voltage which minimizes EMI, and (4) it can be implemented in low-cost scaleable CMOS technology as a megacell or standard IC. The high-speed digital interface incorporates a method and apparatus for producing a transition-controlled, DC-balanced sequence of characters from an input sequence of data bytes. The bits in each of the data bytes are selectively complemented in accordance with the number of logical transitions in each data byte in order to produce selectively complemented data blocks. A cumulative disparity is then determined between the logical values of different type included within ones of the selectively complemented data blocks previously encoded into characters. In addition, a current disparity in a candidate character associated with a current one of the selectively complemented data blocks being encoded is also determined. The candidate character is assigned to the current one of the selectively complemented data blocks if the current disparity is of a polarity opposite to a first polarity of the cumulative disparity. Alternately, the complement of the candidate character is assigned to the current one of the selectively complemented data blocks if the current disparity is of the first polarity. In a high-transition mode of operation, the bits within data blocks including less than a minimum number of logical transitions are selectively complemented so that each such selectively complemented data block includes in excess of the minimum number of logical transitions. In a low-transition mode of operation, the bits within data blocks having more than a predefined number of logical transitions are selectively complemented so that each such selectively complemented data block includes less than the maximum number of logical transitions.
REFERENCES:
patent: 4216426 (1980-08-01), Flora
patent: 4408189 (1983-10-01), Betts et al.
patent: 4463342 (1984-07-01), Langdon, Jr. et al.
patent: 4464765 (1984-08-01), Shimizu
patent: 4486739 (1984-12-01), Franaszek
patent: 4528550 (1985-07-01), Graves et al.
patent: 4584695 (1986-04-01), Wong et al.
patent: 4677421 (1987-06-01), Taniyama
patent: 4682334 (1987-07-01), Le Mouel et al.
patent: 4709170 (1987-11-01), Li
patent: 4710922 (1987-12-01), Scott
patent: 4744081 (1988-05-01), Buckland
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 4975916 (1990-12-01), Miracle et al.
patent: 5022051 (1991-06-01), Crandall et al.
patent: 5079770 (1992-01-01), Scott
patent: 5132633 (1992-07-01), Wong et al.
patent: 5200979 (1993-04-01), Harris
patent: 5239561 (1993-08-01), Wong et al.
patent: 5260608 (1993-11-01), Marbot
patent: 5264848 (1993-11-01), McGuffin
patent: 5268937 (1993-12-01), Marbot
patent: 5295079 (1994-03-01), Wong et al.
patent: 5304952 (1994-04-01), Quiet et al.
patent: 5329251 (1994-07-01), Llewellyn
patent: 5329559 (1994-07-01), Wong et al.
patent: 5339050 (1994-08-01), Llewellyn
patent: 5359301 (1994-10-01), Candage
patent: 5387911 (1995-02-01), Gleichert et al.
patent: 5410600 (1995-04-01), Toy
patent: 5420545 (1995-05-01), Davis et al.
patent: 5438621 (1995-08-01), Hornak et al.
Ivan J. Fair, et al; Guided Scrambling: A New Line Coding Technique for High Bit Rate Fiber Optic Transmission Systems, Feb. 2, 1991, pp. 289-296.
European Patent Office: International Preliminary Examination Report for International Application No. PCT/US 96/15738, Jan. 29, 1998.
Kim Sungjoon
Lee David D.
Lee Kyeongho
Shin Yeshik
Rinehart Mark H.
Silicon Image Inc.
LandOfFree
System for high speed serial video signal transmission using DC- does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for high speed serial video signal transmission using DC-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for high speed serial video signal transmission using DC- will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-775868