Patent
1995-05-15
1997-06-10
Treat, William M.
395877, 395854, 395821, G06F 1200
Patent
active
056385358
ABSTRACT:
A flow control circuit for a computer system including a first-in first-out buffer including a register for storing a value indicating the number of stages of the FIFO which are available to store data, circuitry for detecting whether an input/output device is able to process data more rapidly than the FIFO is emptied, and circuitry for providing an value greater than the number of stages actually available for storage in the FIFO if the input/output device is able to process data more rapidly than the FIFO is emptied.
REFERENCES:
patent: 4344132 (1982-08-01), Dixon et al.
patent: 5072420 (1991-12-01), Conley et al.
patent: 5313620 (1994-05-01), Cohen et al.
patent: 5440691 (1995-08-01), Carrafiello et al.
patent: 5469398 (1995-11-01), Scott et al.
patent: 5471577 (1995-11-01), Lightbody et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5506967 (1996-04-01), Barajas et al.
patent: 5546543 (1996-08-01), Yang et al.
patent: 5557750 (1996-09-01), Moore et al.
BIST for ring-address SRAM-type FIFOs by Goor et al., 1994 IEEE publication, pp. 112-118. 1994.
Malachowsky Chris A.
Priem Curtis
Rosenthal David S. H.
King Stephen L.
Maung Zarni
Nvidia Corporation
Treat William M.
LandOfFree
Method and apparatus for providing flow control with lying for i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing flow control with lying for i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing flow control with lying for i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-772540