Programmable delay circuit having a buffer stage connected in ca

Details Programmable delay circuit having a buffer stage connected in ca Programmable delay circuit having a buffer stage connected in ca

1991-05-09

1992-09-01

Miller, Stanley D.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307595, 307597, 307494, 328 55, H03K 5159, H03K 301, G06G 712

Patent

active

051441748

ABSTRACT:
A programmable delay circuit of the present invention is comprised of an input terminal to which an input signal to be delayed is supplied, N (N.gtoreq.2) delay circuits of a plurality of stages connected in cascade, a plurality of differential amplifier transistors connected to respective stages between the delay circuits of the plurality of stages and having a pair of differential amplifier transistors and current switches for supplying a drive current from a common current source to the pair of differential amplifier transistors, a common output terminal commonly connected to respective outputs of a pair of differential amplifier transistors of the plurality of differential amplifiers and a control circuit for selectively controlling the current switches of the plurality of differential amplifiers, wherein even when any one of the current switches of the plurality of differential amplifiers is selected, delay amounts of the differential amplifiers become constant so that linearity of delay characteristic can be improved. Also, since the single common current source is employed, the power consumption can be reduced. When a buffer stage connected in cascode is provided between the outputs of the plurality of differential amplifiers and the common output terminal, the output capacitances of the differential amplifier transistors can be apparently reduced and thus the programmable delay circuit of the present invention can be operated at high speed.

REFERENCES:
patent: 4641048 (1987-02-01), Pollock
patent: 4797586 (1989-01-01), Traa

Affiliated with

Also associated with

Rating

Programmable delay circuit having a buffer stage connected in ca does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable delay circuit having a buffer stage connected in ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable delay circuit having a buffer stage connected in ca will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-769697