Computer graphics processing and selective visual display system – Display peripheral interface input device – Light pen for fluid matrix display panel
Patent
1994-11-17
1997-06-10
Hjerpe, Richard
Computer graphics processing and selective visual display system
Display peripheral interface input device
Light pen for fluid matrix display panel
345148, 345149, G09G 510
Patent
active
056380917
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a process for the display of different grey levels and to a system for performing this process.
The display system according to the invention is more particularly applicable to microtip screens.
In the present description the term "grey tone" covers tints.
2. Brief Description of Related Prior Art
In the display field, the standard addressing processes have been described by T. Leroux, A. Ghis, R. Meyer and D. Sarrasin in an article entitled "Microtip Display Addressing" (SID 91 Digest pp.437-439). This article makes a distinction between two addressing types:
an analog addressing consisting of sampling an analog source signal (e.g. of the video type); and
a pulse width modulation (PWM) addressing based on the time division switching of the column voltage.
The analog solution can be satisfactory for television applications. However, the existing technology for matrix screen control circuits only permits sampling levels of approximately 5 MHz, which is inadequate for data processing applications. For example, the "data" clock for a VGA screen (existing screen of standard size) is approximately 25 MHz. In addition, for data processing there is a digital data source. Therefore an analog control mode requires a supplementary stage of transforming the source signal by means of a digital--analog converter.
The digital solution can be obtained with the aid of several known processes.
A time modulation of the pulse width modulation (PWM type) consists, with a circuit able to switch at the output two voltage levels (making it possible to select the ON and OFF states, of modulating the duration of the ON state of the column in question during the row selection. This type of addressing functions well for the display of a small number of grey tones, e.g. 16. However, for the correct transmission of a grey tint, the selection times must be long compared with the rise times of the signals. However, for a VGA screen (640 columns, 480 rows) scanned at the field or frame frequency of 70 Hz, the row selection time is max. 1/(70.times.480) approximately equal to 30 .mu.s. For 16 grey tones, the smallest selection period is therefore 30 .mu.s/16 which is approximately equal to 2 .mu.s and for 256 tones: 30 .mu.s/256 which is approximately equal to 120 ns. The order of magnitude of the rise times, linked with the output impedance of the column circuits and the capacity of the column of the screen, is one hundred to a few hundred nanoseconds. Thus, this method can be satisfactory for 16 grey tones, but is certainly not for 256.
A time modulation of the frame rate control (FRC) type consists of performing several scans of the image by successively allocating ON or OFF states to the same pixels, the eye serving as the integrator. This modulation is also limited with regards to the number of grey tones, because the multiple addressing of the same image element on the one hand leads to high frequencies at the level of the data flow on entering the circuits and on the other to excessively short selection periods on the outputs. In practice, there are screens displaying 32 grey tones with this method. However, these are liquid crystal screens of the STN (super twisted nematic or multiplexed LCD type), whose response times of approximately 200 to 300 ms make it possible to completely renew the information of a pixel with times exceeding that of the persistence of vision. Such a method is illustrated in European patent applications 384 403-A2 of SEIKO and 364 307-A2 of COMPAQ.
A method using multilevel circuits consists of using circuits able to switch N different voltage levels (in practice N=8 or N=16). The analog output multiplexer ensuring the switching of relatively high voltages consequently has a relatively large "silicon" size. Moreover, for each output there is a multiplexer. It is therefore scarcely possible to envisage more than 16 switchable channels.
Such multilevel circuits can be associated with the FRC method, as described in the article by
REFERENCES:
patent: 4921334 (1990-05-01), Akodes
patent: 5030947 (1991-07-01), Dieudonne et al.
patent: 5138308 (1992-08-01), Clerc et al.
patent: 5196738 (1993-03-01), Takahara et al.
patent: 5198803 (1993-03-01), Shie et al.
patent: 5453757 (1995-09-01), Date et al.
patent: 5495287 (1996-02-01), Kasai et al.
Commissariat a l''Energie Atomique
Hjerpe Richard
Kim Juliana S.
LandOfFree
Process for the display of different grey levels and system for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for the display of different grey levels and system for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for the display of different grey levels and system for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-768546