1995-06-07
1997-09-09
Beausoliel, Jr., Robert W.
395293, 39518507, G06F 1300
Patent
active
056664850
ABSTRACT:
In a system bus having a master-slave architecture, shared memory controlled by a plurality of registers, master-slave central processing units, and master-slave bus controllers, a process of reading and writing data to the shared memory is disclosed. The process comprises the steps of requesting access to the shared memory by the central processing units by writing a request bit on a first register; reading an access bit on a second register to determine whether the access bit is set and access to shared memory is granted; reading or writing data to the shared memory by the central processing units; and reading the access bit on the second register to determine whether the access bit is cleared and access to the shared memory is complete. The access bit is set by the master-slave bus controller.
REFERENCES:
patent: 4368514 (1983-01-01), Persaud et al.
patent: 5007011 (1991-04-01), Murayama
patent: 5333269 (1994-07-01), Calvignac et al.
patent: 5339443 (1994-08-01), Lockwood
Kang Ki B.
Kim Young Il
Suresh Gananathan
Beausoliel, Jr. Robert W.
Hua Ly V.
Samsung Electronics Inc.
LandOfFree
Software driver for a system bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software driver for a system bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software driver for a system bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-75906