Boots – shoes – and leggings
Patent
1988-12-16
1992-09-01
Eng, David Y.
Boots, shoes, and leggings
3642318, 36423222, G06F 700, G06F 938, G06F 934
Patent
active
RE0340529
ABSTRACT:
The present invention is directed to a conventional data processing system having a CPU and at least one external unit such as the main storage unit acquiring data from or providing data to the CPU and I/O bus for the transfer of data between the CPU and the external unit. The apparatus of the present invention provides for transfers to and from this external unit, e.g., main storage being overlapped with a register to register data transfer routinely carried out in the CPU to implement various CPU operations and computation functions. The CPU includes apparatus for transferring data to or from said external unit over the I/O bus during synchronized time cycles. The CPU also includes local storage apparatus which comprise a plurality of registers as well as expedients for transferring data from register to register. Control apparatus controls the register to register data transfer so that such transfers are conducted during time cycles coincident with the transfer of data to or from the external storage unit. Thus, the register to register data transfers within the CPU are overlapped with the data transfers over the I/O bus to main storage. The data transfers to and from main storage are generally considerably longer than the simpler register to register data transfer. The apparatus may be operated so that several register to register transfers may take place during the time required for a transfer of data to or from the external storage unit. The present invention further includes means for dynamically determining data dependencies between the register to register transfers and the I/O bus transfers.
REFERENCES:
patent: 3401376 (1965-11-01), Barnes
patent: 3447135 (1969-05-01), Calta et al.
patent: 3588829 (1971-06-01), Roland et al.
patent: 3949379 (1976-04-01), Ball
patent: 3962706 (1976-06-01), Dennis et al.
patent: 3967247 (1976-06-01), Andersen et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4062059 (1977-12-01), Suzuki et al.
patent: 4063078 (1977-12-01), Gupta et al.
patent: 4095269 (1978-06-01), Kawabe et al.
patent: 4128882 (1978-12-01), Dennis
patent: 4130885 (1978-12-01), Dennis
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4181934 (1980-01-01), Marenin
patent: 4232366 (1980-11-01), Levy et al.
patent: 4370710 (1983-01-01), Kroft
patent: 4376976 (1983-03-01), Lahti et al.
patent: 4675806 (1987-06-01), Uchida
"The Piecewise Data Flow Architecture: Architectural Concepts" by Joseph E. Requa, pp. 425-437.
"A Data Flow Multiprocessor" by J. Rumbaugh, pp. 138-146.
"A Preliminary Architecture for a Basic Data-Flow Processor" by J. B. Dennis and D. P. Misunas, pp. 126-132.
"Data-flow IC makes short work of tough processing chores" Electronic Design, pp. 191-206.
"The 801 Minicomputer" by George Radin, pp. 212-221.
"The Control Data 6600" by Thornton p. 6 and pp. 124-140.
Hester Phillip D.
Johnson William M.
Eng David Y.
International Business Machines - Corporation
Kraft Julius B.
Tyson Thomas E.
LandOfFree
Data processing system with CPU register to register data transf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system with CPU register to register data transf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with CPU register to register data transf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-758965