Excavating
Patent
1992-12-23
1995-01-17
Harrell, Robert B.
Excavating
395500, 364DIG1, 364DIG2, 3642643, 364266, 364267, 3642677, 36492781, 3649439, 3649449, G06F 1122
Patent
active
053831926
ABSTRACT:
An in-circuit emulator on an integrated circuit chip having an input pin for externally triggering on-chip break mechanisms. A break logic having an arm input is connected to an instruction pointer counter (IP counter). The break logic matches the IP counter to an instruction execution address. A counter is provided that once started runs a period of time and then shuts itself off, the length of the period of time being equal to the amount of time it takes for the break logic to arm after assertion of the arm input. A break logic control is connected to the input pin activates the arm input in response to signals on the input pin. The break logic control also starts the counter. The break logic control includes means connected to the arm input, to the counter, to the match output, and to the abrupt break input, operative upon the condition that the match output is asserted during the period of time, to inhibit the assertion of the arm input by the break logic control and asserts the abrupt break input to the abrupt break logic.
REFERENCES:
patent: 4847805 (1989-07-01), Ishii et al.
patent: 4879646 (1989-11-01), Iwasaki et al.
patent: 4933941 (1990-06-01), Eckard et al.
patent: 5056013 (1991-10-01), Yamamoto
Harrell Robert B.
Intel Corporation
Lamb Owen L.
LandOfFree
Minimizing the likelihood of slip between the instant a candidat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimizing the likelihood of slip between the instant a candidat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing the likelihood of slip between the instant a candidat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-752548