Packet switching system capable of reducing a delay time for eac

Details Packet switching system capable of reducing a delay time for eac Packet switching system capable of reducing a delay time for eac

1992-10-29

1995-01-17

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 941, H04L 1256

Patent

active

053831810

ABSTRACT:
In a packet switching system having input ports (20-1-1 to 20-8-8) supplied with input packets and output ports (21-1-1 to 21-8-8) producing output packets, each of time stampers (22-1-1 to 22-8-8) connected to the input ports assigns a time stamp to the input packet supplied thereto to produce a time stamped packet. Connected to the time stampers, each of primary switches (23-1 to 23-8) carries out a primary switching operation on the time stamped packets supplied thereto so as to connect input lines thereof and output lines thereof in one-to-one correspondence to produce primary switched packets. Connected to the primary switches in a cross link connection fashion, each of secondary switches (24-1 to 24-8) carries out a secondary switching operation on the primary switched packets on the basis of destination addresses thereof in sequence to produce secondary switched packets. Connected to the secondary switches in the cross link connection fashion, each of ternary switches (25-1 to 25-8) corrects sequence of the secondary switched packets on the basis of the time stamps assigned thereto to produce sequence corrected packets and then carries out a ternary switching operation on the sequence corrected packets on the basis of the destination addresses thereof to produce ternary switched packets. Each output port produces each ternary switched packet as each output port.

REFERENCES:
patent: 4894824 (1990-01-01), Adelmann et al.
patent: 5127000 (1992-06-01), Henrion
patent: 5202885 (1993-04-01), Schrodi et al.
patent: 5253251 (1993-10-01), Aramaki
Kentaro Hayashi et al., "A Study on Control Algorithm . . . ATM Switch", 1989, Soc. for the Study of Switching in the Inst. of Electr. and Elec. Comm. Eng. of Japan, Paper No. SSE89-173, pp. 61-66.

Affiliated with

Also associated with

Rating

Packet switching system capable of reducing a delay time for eac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet switching system capable of reducing a delay time for eac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switching system capable of reducing a delay time for eac will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-752370