Buffered peripheral subsystems

Details Buffered peripheral subsystems Buffered peripheral subsystems

1981-03-06

1984-03-06

Smith, Jerry

Boots, shoes, and leggings

G06F 918

Patent

active

044357621

ABSTRACT:
A peripheral device subsystem enables its peripheral devices to operate asynchronously with respect to attaches hosts through the use of managed buffers, new multiple data transfer modes, control and error recovery operations. In a preferred first or buffer mode of operation, all data of each record being transferred can be resident in a buffer before transfer to either a host or device. For a host to device write transfer, receipt of such a record by the buffer results in the subsystem signaling to the host a completion of a transfer to an addressed device even though the device has received none or only part of the data. In a second or tape write mode, recording data in a peripheral device, such as a tape recorder, completion of recording is not signaled until after the buffer has transferred the data to the recorder. In the event allocatable buffer space is insufficient to enable operations in the first or second modes, the subsystem automatically switches to a tape synchronous or third mode of data transfer in which data signals are simultaneously transferred between the buffer and the host and peripheral device. A host SYNCHRONIZE command synchronizes buffer operations to host operations. Data to be recorded in a peripheral device and resident in the buffer can be retrieved by a host via a READ BUFFER command. Errors in the subsystem are reported even when delayed after completion of host operations. Additional mode controls are also disclosed.

REFERENCES:
patent: 3293612 (1966-12-01), Ling
patent: 3688274 (1972-08-01), Cormier et al.
patent: 3710324 (1973-01-01), Cohen et al.
patent: 3732546 (1973-05-01), Ronkin
patent: 3760376 (1973-09-01), Tanner
patent: 3996585 (1976-12-01), Hogan et al.
patent: 4040026 (1977-08-01), Gernelle
patent: 4050095 (1977-09-01), Pettipher et al.
patent: 4050097 (1977-09-01), Miu et al.
patent: 4079234 (1978-03-01), Kashio
patent: 4099235 (1978-07-01), Hoschler
patent: 4110830 (1978-08-01), Krygowski
patent: 4115854 (1978-09-01), Capowski
patent: 4131940 (1978-12-01), Moyer
patent: 4159517 (1979-06-01), Paradine et al.
patent: 4228496 (1980-10-01), Katzman et al.
IBM Technical Disclosure Buffer System, Feb. 1960, vol. 2, No. 5.

Affiliated with

Also associated with

Rating

Buffered peripheral subsystems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffered peripheral subsystems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffered peripheral subsystems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-744239