Data processing system with an enhanced cache memory control

Details Data processing system with an enhanced cache memory control Data processing system with an enhanced cache memory control

1988-04-08

1992-09-15

Eng, David Y.

Boots, shoes, and leggings

3642384, 36424341, 364DIG1, G06F 1300

Patent

active

051485265

ABSTRACT:
A detect circuit is provided in a system such as an I/O mapped microcomputer system in order to detect whether or not an access address for a read access request generated by a central processing unit (CPU) corresponds to an area (such as a status register in the above-mentioned microcomputer system) which is accessible by another processing device, such as an I/O device, within the entire storage area (such as a main storage and the status register) which is accessible by the central processing system. If data to be fetched for an instruction executed by the central processing unit is not found in a cache memory, the data is fetched from the entire storage area. A write circuit is provided which writes the fetched data into the cache memory when the detect circuit shows that the access address does not correspond to the area accessible by the other processing device within the entire storage area, but otherwise the write circuit does not write the fetched data into the cache memory.

REFERENCES:
patent: 3845474 (1974-10-01), Lange et al.
patent: 4055851 (1977-10-01), Jenkins
patent: 4075686 (1978-02-01), Calle et al.
patent: 4136386 (1979-01-01), Annunziata et al.
patent: 4161024 (1979-07-01), Joyce
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4197580 (1980-04-01), Chang et al.
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4322795 (1982-03-01), Lange et al.
patent: 4323967 (1982-04-01), Peters et al.
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4399506 (1983-08-01), Evans et al.
patent: 4445170 (1984-04-01), Hughes
patent: 4445174 (1984-04-01), Fletcher
patent: 4654819 (1987-03-01), Stiffler et al.

Affiliated with

Also associated with

Rating

Data processing system with an enhanced cache memory control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system with an enhanced cache memory control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system with an enhanced cache memory control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-743372