Private cache-to-CPU interface in a bus oriented data processing

Details Private cache-to-CPU interface in a bus oriented data processing Private cache-to-CPU interface in a bus oriented data processing

1977-12-22

1979-07-10

Chapnick, Melvin B.

Boots, shoes, and leggings

G06F 1300

Patent

active

041610245

ABSTRACT:
A data processing system having a system bus; a plurality of system units including a main memory, a cache memory, a central processing unit (CPU) and a communications controller all connected in parallel to the system bus. The controller operates to supervise interconnection between the units via the system bus to transfer data therebetween, and the CPU includes a memory request device for generating data requests in response to the CPU. The cache memory includes a private interface connecting the CPU to the cache memory for permitting direct transmission of data requests from the CPU to the cache memory and direct transmission of requested data from the cache memory to the CPU; a cache directory and data buffer for evaluating the data requests to determine when the requested data is not present in the cache memory; and a system bus interface connecting the cache memory to the system bus for obtaining CPU requested data not found in the cache memory from the main memory via the system bus in response to the cache directory and data buffer. The cache memory may also include replacement and update apparatus for determining when the system bus is transmitting data to be written into a specific address in main memory and for replacing the data in a corresponding specific address in the cache memory with the data then on the system bus.

REFERENCES:
patent: 3820078 (1974-06-01), Curley et al.
patent: 3949375 (1976-04-01), Ciarlo
patent: 3973244 (1976-08-01), Lovercheck et al.
patent: 3993981 (1976-11-01), Cassarino, Jr. et al.
patent: 3999163 (1976-12-01), Levy et al.
patent: 4016541 (1977-04-01), Delagi et al.

Affiliated with

Also associated with

Rating

Private cache-to-CPU interface in a bus oriented data processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Private cache-to-CPU interface in a bus oriented data processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Private cache-to-CPU interface in a bus oriented data processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-741230