Massively parallel multiple-folded clustered processor mesh arra

Details Massively parallel multiple-folded clustered processor mesh arra Massively parallel multiple-folded clustered processor mesh arra

1992-06-26

2000-03-21

Follansbee, John A.

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

345505, G06F 1580

Patent

active

060413980

ABSTRACT:
A massively parallel diagonal-fold mesh array processor provides a triangular diagonally folded mesh computer with the same functionality as a square mesh computer but with half the number of connection wires. The diagonal-fold mesh array processor is modified in this invention to provide a more general purpose processor node and to enhance the connectivity between the processing nodes while still providing the image processing and finite difference capabilities of the original structure. By repeatedly folding the triangular diagonal-fold array structure, processing elements are placed together which, with additional connections, allows the improvement in connectivity. This enhancement would be difficult to achieve in a standard mesh organization. The resultant folded structure maintains the functionality of the original mesh while expanding its capabilities. A bitonic sort example is presented which demonstrates the utility of the enhanced connectivity. The multiple folded array concept is applied to a six neighborhood hexagonal array demonstrating the general nature of the concept.

REFERENCES:
patent: 4796199 (1989-01-01), Hammerstrom et al.
patent: 5043913 (1991-08-01), Furutani
patent: 5117387 (1992-05-01), Nemirovsky et al.
patent: 5134690 (1992-07-01), Samatham
El-Amawy et al.; "Parallel VLSI Algorithm for Stable Inversion of Dense Matrices;" IEE Proceedings; Nov. 1989; p: 575-80.
Li et al.; "A Equilateral-Triangular Systolic Architecture;" IEEE; 1984; p: 539-43.
Kung et al., "A Triangular Array Processor for Kalman Filtering", 4th European Signal Processing Conference, Sep. 5-8 1988, p: 347-50.
Borkar et al., "iWarp: An Integrated Solution to High-Speed Parallel Computing", IEEE Superconducting '88, Nov. 14-18, 1988, p: 330-39.
Funderlic et al.; "Torus Data Flow for Parallel Computation of Missized Matrix Problems," U.S. Dept. of Commerce Nat. Tech. Info. Service, Feb. 1985, p: 1-27.
Ward et al.; "The Application and Development of Wavefront Array Processors for Advanced Front-End Signal Processing Systems", 1st Int. Workshop on Systolic Arrays; 1987; p: 295-301.
Borkar et al., "iWarp: An Integrated Solution to High-Speed Parallel Computing", IEEE, 1988, p: 330-39.
Ikeda et al., "A Digital Signal Processor for Digital Audio Use", IEEE Transactions on Consumer Electronics, 1988, p: 671-76.
IEEE, 1988, "Mapping Signal Processing Algorithms To Fixed Architectures" V2.10, pp. 2037-2040, by Stewart.

Affiliated with

Also associated with

Rating

Massively parallel multiple-folded clustered processor mesh arra does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Massively parallel multiple-folded clustered processor mesh arra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Massively parallel multiple-folded clustered processor mesh arra will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-738817