Integrated circuit package verification

Details Integrated circuit package verification Integrated circuit package verification

1997-08-11

2000-03-21

Grant, William

Data processing: generic control systems or specific application

Specific application, apparatus or process

Product assembly or manufacturing

G06F 1900

Patent

active

060412690

ABSTRACT:
A method and apparatus for automatically verifying the design of an IC package is provided. First, data specifying the location of solder balls on the IC device is compared to data specifying the physical location of corresponding pads on the package to determine whether the IC die physically matches the package. Then, data specifying electrical signals associated with the IC die is compared to data specifying electrical signals associated with the package to determine whether the IC die logically matches the package. Finally, data specifying electrical signals associated with pins on the package is compared to data specifying electrical signals associated with a socket to determine whether the package logically matches the socket. If the IC die physically and logically matches the package and if the package logically matches the socket, then the design of the IC package is verified.

REFERENCES:
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4703483 (1987-10-01), Enomoto et al.
patent: 4944447 (1990-07-01), Thome
patent: 5184768 (1993-02-01), Hall et al.
patent: 5367765 (1994-11-01), Kusaka
patent: 5383787 (1995-01-01), Switky et al.
patent: 5445311 (1995-08-01), Trask et al.
patent: 5450206 (1995-09-01), Caillat et al.
patent: 5608638 (1997-03-01), Tain et al.
patent: 5625297 (1997-04-01), Arnaudov et al.
patent: 5712793 (1998-01-01), Scepanovic et al.
Myszka et al, A Multichip Package for High-Speed Logic Die, 1992 Proceedings 42nd Electronic Components and Technology Conference, pp. 67-73.
Corless, Recent Developments in Silicon Hybrid Multi-chip Modules, 7th IEEE/CHMT International Electronic Manufacturing Technology Symposium Proceedings 1989, pp. 111-117.
Heinen et al, Multichip Assembly With Flipped Integrated Circuits, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, pp. 672-680, 1989.

Affiliated with

Also associated with

Rating

Integrated circuit package verification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit package verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package verification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-737796