Boots – shoes – and leggings
Patent
1994-01-04
1995-03-14
Shin, Christopher B.
Boots, shoes, and leggings
3642409, 3642419, 364DIG1, G06F 1300
Patent
active
053983173
ABSTRACT:
A parallel processing computer system having an improved architecture for communication of information between nodes. The computer system of the present invention comprises at least three nodes; each of the three nodes for processing information. Each of the nodes comprises a routing means for routing information between nodes. The routing means allow reservation of a route through the network of nodes. Messages may then be transmitted from an origin node to a destination node over the reserved route. Use of a route reservation system reduces requirements for buffering of information at intermediate nodes on a route, improves message passing latency and increases node-to-node bandwidth. The present invention teaches communication of messages between nodes in a synchronous manner.
REFERENCES:
patent: 3979733 (1976-09-01), Fraser
patent: 4373183 (1983-02-01), Means et al.
patent: 4710893 (1987-12-01), McCutcheon et al.
patent: 4782483 (1988-11-01), Lambert et al.
patent: 4805170 (1989-02-01), Fergeson et al.
patent: 4947317 (1990-08-01), DiGiulio et al.
patent: 4998245 (1991-03-01), Tanaka et al.
patent: 5008882 (1991-04-01), Peterson et al.
Intel Corporation
Shin Christopher B.
LandOfFree
Synchronous message routing using a retransmitted clock signal i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous message routing using a retransmitted clock signal i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous message routing using a retransmitted clock signal i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-718394