Method for modeling electrical interconnections in a cycle based

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550034, 39550036, 39550037, 39550038, G06F 9455

Patent

active

059601884

ABSTRACT:
The present invention relates to a method and apparatus for verifying the correct performance of software on an electrical system by use of a cycle-based simulator. More specifically, it relates to an apparatus and method for simulating an electrical interconnection between two electronic subsystems, or modules, within a cycle based simulator. Two separate devices, a hardware output's driver and a hardware input's receiver, are characterized as one type of simulated object, a node, and the interconnection between the two devices as a second type of simulated object, a wire. The activity of output nodes is limited to placing signal values on the wire. Input nodes have a characteristic behavior in response to the information from output nodes. The wire is enhanced by storage and comparison functions that allow the comparison between new and current values of output signals as well as identification of the cycle associated with a particular change.

REFERENCES:
patent: 5053980 (1991-10-01), Kanazawa
patent: 5068812 (1991-11-01), Scheafer et al.
patent: 5313618 (1994-05-01), Pawloski
patent: 5335191 (1994-08-01), Kundert et al.
patent: 5384720 (1995-01-01), Ku et al.
patent: 5388060 (1995-02-01), Adams, Jr. et al.
patent: 5426768 (1995-06-01), Kanazawa
patent: 5440697 (1995-08-01), Boegel et al.
patent: 5455928 (1995-10-01), Herlitz
patent: 5467462 (1995-11-01), Fujii
patent: 5487595 (1996-01-01), Wise et al.
patent: 5493672 (1996-02-01), Lau et al.
patent: 5678028 (1997-10-01), Bershteyn et al.
patent: 5678030 (1997-10-01), Sferrazza et al.
Simulation Technology Definitions: SpeedSim Technology Definitions, obtained from World Wide Wed at http://www.speedsim.com/tech/ssdefs.htm.
"The SpeedSim/3Software Simulator, Reducing the Time and Cost of Design Verification" SpeedSim, Inc. Product Brochure obtained from http://204.178.65.251/products/brochure,htm.
Tuck, "Fast HDL-based cycle simulators rescue submicron designers," Computer Design, http://www.computer-design.com/Editorial/1995/09/Directions/fast.html, Sep. 1995.
Tuck, "After hard knocks, cycle-based simulators stand their ground," Computer Design, http://www.computer-design.com/Editorial/1996/10/ASIC/after.html, Oct. 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for modeling electrical interconnections in a cycle based does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for modeling electrical interconnections in a cycle based, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for modeling electrical interconnections in a cycle based will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-714014

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.