Patent
1997-08-04
1999-09-28
Stamber, Eric W.
39550035, G06F 1516
Patent
active
059601868
ABSTRACT:
A digital circuit simulator for simulating data handling operations of a digital circuit includes a primary simulator operable in response to simulation instructions in a first programming language, and a plurality of simulation blocks for simulating data handling operations of respective sections of the digital circuit. Each simulation block is operable to receive external input data from the primary simulator, internal input data from another of the simulation blocks, or both. A data interface is arranged to exchange data with the primary simulator and the simulation blocks and is operable to supply external input data from the primary simulator to one or more simulation blocks, and to supply external output data from a simulation block to the primary simulator, and to supply internal output data from a simulation block to one or more other simulation blocks.
REFERENCES:
patent: 4918594 (1990-04-01), Onizuka
patent: 5313615 (1994-05-01), Newman et al.
patent: 5416842 (1995-05-01), Aziz
patent: 5467462 (1995-11-01), Fujii
patent: 5477474 (1995-12-01), Southgate et al.
patent: 5544348 (1996-08-01), Umeda et al.
patent: 5663900 (1997-09-01), Bhandara et al.
Jones Clive Richard
Williams Michael John
ARM Limited
Siek Vuthe
Stamber Eric W.
LandOfFree
Digital circuit simulation with data interface scheduling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuit simulation with data interface scheduling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuit simulation with data interface scheduling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713952