Boots – shoes – and leggings
Patent
1995-03-23
1997-04-29
Malzahn, David H.
Boots, shoes, and leggings
364749, G06F 752
Patent
active
056255829
ABSTRACT:
An integrated circuit device performing arithmetic operations on a plurality of digital inputs to produce an effective address and a linear address in a single operation. The integrated circuit device comprises a first circuit, a first adder circuit and a second adder circuit. The first circuit performs logical operations on the plurality of digital inputs to produce a first group of output signals and a second group of output signals. The first adder circuit, coupled to the first circuit, performs a first set of arithmetic operations on the first group of output signals to produce an effective address. Concurrently, the second adder circuit, coupled to the first circuit and in parallel with the second adder circuit, performs a second set of arithmetic operations on the second group of output signals to produce a linear address.
REFERENCES:
patent: 3299261 (1967-01-01), Steigerwalt, Jr.
patent: 3515344 (1970-06-01), Goldschmidt et al.
patent: 5418736 (1995-05-01), Widigen et al.
patent: 5517440 (1996-05-01), Widigen et al.
patent: 5522085 (1996-05-01), Harrison et al.
"The Metaflow Architecture" by Val Popescu, et al. IEEE Micro (Jun. 1991) pp. 10-13, 63-73.
Intel Corporation
Malzahn David H.
LandOfFree
Apparatus and method for optimizing address calculations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for optimizing address calculations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for optimizing address calculations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-711493