Process for fabricating CMOS devices with self-aligned channel s

Metal working – Method of mechanical manufacture – Assembling or joining

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29576B, 29578, 148187, 148190, H01L 21265

Patent

active

044110588

ABSTRACT:
An improved process is provided for fabricating CMOS (Complementary Metal Oxide Semiconductor) devices formed on a semiconductor substrate having n-channel and p-channel regions of n- and p-type conductivity, respectively. Conventional source, drain and gate portions are formed in the regions and electrical contacts are made thereto. The improvement comprises providing self-aligned channel stops between regions of the same conductivity and between regions of the opposite conductivity. The channel stops between regions of the opposite conductivity are mutually self-aligned. The self-alignment is achieved by use of a single mask, called a "complementary" mask. The process of the invention permits fabrication of submicrometer devices.

REFERENCES:
patent: 3892609 (1975-07-01), Coppen
patent: 3983620 (1976-10-01), Spadea
patent: 4013484 (1977-03-01), Boleky et al.
patent: 4046606 (1977-09-01), Lambert
patent: 4110899 (1978-09-01), Nagasawa et al.
patent: 4224733 (1980-09-01), Spadea
patent: 4268321 (1981-05-01), Meguro
patent: 4277291 (1981-07-01), Cerofolini et al.
patent: 4280272 (1981-07-01), Egawa et al.
patent: 4306916 (1981-12-01), Wollesen et al.
patent: 4315781 (1982-02-01), Henderson

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for fabricating CMOS devices with self-aligned channel s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating CMOS devices with self-aligned channel s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating CMOS devices with self-aligned channel s will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-705656

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.