Boots – shoes – and leggings
Patent
1993-05-13
1994-02-08
Dixon, Joseph L.
Boots, shoes, and leggings
364252, 364260, 3641591, 3641648, 36496434, 345200, G06F 1208
Patent
active
052853233
ABSTRACT:
A hierarchical cache memory includes a high-speed primary cache memory and a lower speed secondary cache memory of greater storage capacity than the primary cache memory. To manage a huge number of data lines interconnecting the primary and secondary cache memories, the hierarchical cache memory is integrated on a plurality of integrated circuits which include all of the interconnecting data lines. Each integrated circuit includes a primary memory and a secondary memory for storing and retrieving data transferred over a first data input line and a first data output line that link the primary memory to a central processing unit. At any given time, a multi-bit word is addressed in the secondary memory, and a corresponding multi-bit word is addressed in the primary memory. The primary and secondary memories are interconnected by a first multi-line bus for transferring a multi-bit word read from the secondary memory to the primary memory, and by a second multi-line bus for transferring a multi-bit word read from the primary memory to the secondary memory. The secondary memory is linked to a main memory by a second data output line and a second data input line for sequential transmission of bits to exchange multi-bit words during a writeback and refill operation. In a preferred embodiment, data inputs of the primary memory and the secondary memory are wired in parallel to a serial-parallel shift register that is used as a common write buffer.
REFERENCES:
patent: 4594690 (1986-06-01), Meyers et al.
patent: 4712190 (1987-12-01), Guglielmi et al.
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4914656 (1990-04-01), Dunphy, Jr. et al.
patent: 4961153 (1990-10-01), Fredrickson et al.
patent: 4992961 (1991-02-01), Petersen
patent: 5023776 (1991-06-01), Gregor
patent: 5029105 (1991-07-01), Coleman et al.
patent: 5058051 (1988-07-01), Brooks
patent: 5107462 (1992-04-01), Grundmann et al.
patent: 5151997 (1992-09-01), Bailey et al.
patent: 5157776 (1992-10-01), Foster
Kalter et al., "A 50ns 16Mb DRAM with a 10ns Data Rate," 1990 IEEE International Solid-State Conference, Feb. 16, 1990, pp. 232-233, 303.
A. J. Smith, "Cache Memories," Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 474-530.
Richard E. Matick, "Functional Cache Chip for Improved System Performance," IBM J. Res. Develop., vol. 33, No. 1, Jan., 1989, pp. 15-32.
Richard E. Matick, et al., "Architecture, Design, and Operating Characteristics of a 12-ns CMOS Functional Cache Chip," IBM J. Res. Develop., vol. 33, No. 5, Sep. 1989 pp. 524-539.
Emer Joel S.
Fossum Tryggve
Hetherington Ricky C.
Marci Joseph D.
McKeen Francis X.
Digital Equipment Corporation
Dixon Joseph L.
Peikari Behzad James
LandOfFree
Integrated circuit chip having primary and secondary random acce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit chip having primary and secondary random acce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit chip having primary and secondary random acce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-702316