Patent
1995-09-14
1998-11-03
Banankhan, Majid A.
395670, G06F 900
Patent
active
058322620
ABSTRACT:
This invention discloses a hardware manager and scheduler device which can be implemented within a distributed operating system. The scheduler replaces software synchronization and interaction with two unit-level hardware units that facilitate task scheduling. These units utilize global machine memory to manage scheduling queues using a simple algorithm. The "tasks" managed may be programs requiring execution by a processor, other shared system resources that must be cooperatively scheduled, or input/output queues through system peripheral connections. One unit manages tasks waiting to be executed while the other unit manages tasks which have been completed. Each unit reads and writes pointers to task control blocks stored in a shared memory into and from one or more circular memory queues stored separately in the shared memory. Each queue may correspond to a particular task priority and may be separately managed by the device of this invention.
REFERENCES:
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 5237565 (1993-08-01), Henrion et al.
patent: 5278828 (1994-01-01), Chao
patent: 5301192 (1994-04-01), Henrion
patent: 5428781 (1995-06-01), Duault et al.
patent: 5600820 (1997-02-01), Johnston
patent: 5610841 (1997-03-01), Tanaka et al.
Bezek John D.
Johnson Christopher T.
Banankhan Majid A.
Lockheed Martin Corporation
Rosden Peter Eric
LandOfFree
Realtime hardware scheduler utilizing processor message passing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Realtime hardware scheduler utilizing processor message passing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Realtime hardware scheduler utilizing processor message passing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-701645